Andere Kunden interessierten sich auch für
![Uma Implementação de Portão Universal de Alto Desempenho de Baixa Potência]( "Uma Implementação de Portão Universal de Alto Desempenho de Baixa Potência")
Uma Implementação de Portão Universal de Alto Desempenho de Baixa Potência26,99 €![Eine leistungsstarke Universal-Gate-Implementierung mit geringem Stromverbrauch]( "Eine leistungsstarke Universal-Gate-Implementierung mit geringem Stromverbrauch")
Eine leistungsstarke Universal-Gate-Implementierung mit geringem Stromverbrauch39,90 €![FastCrypto]( "FastCrypto")
FastCrypto44,99 €![The Definitive Guide to ARM (R) Cortex (R)-M3 and Cortex (R)-M4 Processors]( "The Definitive Guide to ARM (R) Cortex (R)-M3 and Cortex (R)-M4 Processors")
The Definitive Guide to ARM (R) Cortex (R)-M3 and Cortex (R)-M4 Processors63,99 €![Implementazione di un gate universale ad alte prestazioni e bassa potenza]( "Implementazione di un gate universale ad alte prestazioni e bassa potenza")
Implementazione di un gate universale ad alte prestazioni e bassa potenza26,99 €![Low Power Digital Design using Asynchronous Logic]( "Low Power Digital Design using Asynchronous Logic")
Low Power Digital Design using Asynchronous Logic32,99 €![Performance & Power Impact of Multiple DRAM Address Mapping Schemes]( "Performance & Power Impact of Multiple DRAM Address Mapping Schemes")
Performance & Power Impact of Multiple DRAM Address Mapping Schemes32,99 €
a new power reduction technique called Voltage Scaling Stacked Transistor (VS-STACK) has been presented. The proposed technique has been compared with some of the existing power reduction techniques. The result shows a colossal amount of reduction in power consumption for the 2input NOR gate. The power consumption is curtailed by 20% to 90%. Furthermore there is a tremendous improvement in the power delay product. Hence this technique can be used for high speed circuits. The circuit operates in subthreshold region which is suitable for applications that require extremely low power consumption