50,95 €
50,95 €
inkl. MwSt.
Sofort per Download lieferbar
payback
25 °P sammeln
50,95 €
50,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
payback
25 °P sammeln
Als Download kaufen
50,95 €
inkl. MwSt.
Sofort per Download lieferbar
payback
25 °P sammeln
Jetzt verschenken
50,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
payback
25 °P sammeln
  • Format: ePub

Achieving cost-effective performance over time requires an organized, disciplined, and time-phased approach to product design, development, qualification, manufacture, and in-service management. Guidebook for Managing Silicon Chip Reliability examines the principal failure mechanisms associated with modern integrated circuits and describes common practices used to resolve them.This quick reference on semiconductor reliability addresses the key question: How will the understanding of failure mechanisms affect the future?Chapters discuss:failure sites, operational loads, and failure…mehr

  • Geräte: eReader
  • mit Kopierschutz
  • eBook Hilfe
  • Größe: 2.57MB
Produktbeschreibung
Achieving cost-effective performance over time requires an organized, disciplined, and time-phased approach to product design, development, qualification, manufacture, and in-service management. Guidebook for Managing Silicon Chip Reliability examines the principal failure mechanisms associated with modern integrated circuits and describes common practices used to resolve them.This quick reference on semiconductor reliability addresses the key question: How will the understanding of failure mechanisms affect the future?Chapters discuss:failure sites, operational loads, and failure mechanismintrinsic device sensitivitieselectromigrationhot carrier agingtime dependent dielectric breakdownmechanical stress induced migrationalpha particle sensitivityelectrostatic discharge (ESD) and electrical overstresslatch-upqualificationscreeningguidelines for designing reliabilityGuidebook for Managing Silicon Chip Reliability focuses on device failure and causes throughout - providing a thorough framework on how to model the mechanism, test for defects, and avoid and manage damage. It will serve as an exceptional resource for electrical engineers as well as mechanical engineers working in the field of electronic packaging.

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Autorenporträt
Pecht, Michael; Radojcic, Riko; Rao, Gopal