Andere Kunden interessierten sich auch für
![Arquitectura versátil para la codificación de vídeo multiestándar]( "Arquitectura versátil para la codificación de vídeo multiestándar")
Arquitectura versátil para la codificación de vídeo multiestándar63,99 €![FPGA-Based High Performance Wireless Sensor Node]( "FPGA-Based High Performance Wireless Sensor Node")
FPGA-Based High Performance Wireless Sensor Node29,99 €![MIPS Pipeline Cryptoprocessor]( "MIPS Pipeline Cryptoprocessor")
MIPS Pipeline Cryptoprocessor51,99 €![Design of Experimental Soft-Core Processors Using VHDL]( "Design of Experimental Soft-Core Processors Using VHDL")
Design of Experimental Soft-Core Processors Using VHDL51,99 €![Digital Image Watermarking: Implementation On FPGA & Programmable SoC]( "Digital Image Watermarking: Implementation On FPGA & Programmable SoC")
Digital Image Watermarking: Implementation On FPGA & Programmable SoC50,99 €![Run-Time Customisation of Soft-Core CPUs on FPGA]( "Run-Time Customisation of Soft-Core CPUs on FPGA")
Run-Time Customisation of Soft-Core CPUs on FPGA32,99 €![Speed Control of Synchronous Motor using FPGA]( "Speed Control of Synchronous Motor using FPGA")
Speed Control of Synchronous Motor using FPGA32,99 €
High-performance computing refers to the use of advanced computing technologies, especially supercomputers, to solve highly complex, numerically intensive problems in the shortest possible time. Field programmable gate arrays (FPGAs) are emerging in many areas of high performance computing. FPGAs are so flexible and reconfigurable that they are capable of massively parallel operations, explicitly tailored to the problem at hand. There are many of paradigms to put FPGAs at work in a high performance computing environment. There are also many of limitations which restrict FPGAs to reach the performance of application Specific Integrated Circuits (ASICs) but they provide the possibility of changing the hardware design easily while outpacing software implementations on general purpose processors. Since FPGAs offer an inherently parallel computing paradigm The problem of achieving significant speedups on a new architecture without expending exorbitant development effort, while retaining flexibility, portability, and maintainability, is a classic one.