Andere Kunden interessierten sich auch für
![Design and implementation of PSO based PID controller for Ma2000 robot]( "Design and implementation of PSO based PID controller for Ma2000 robot")
Design and implementation of PSO based PID controller for Ma2000 robot38,99 €![Efficient methods of Cooperative Cache Partitioning]( "Efficient methods of Cooperative Cache Partitioning")
Efficient methods of Cooperative Cache Partitioning26,99 €![Implementation & Investigation of an Efficient PMS - Health Care]( "Implementation & Investigation of an Efficient PMS - Health Care")
Implementation & Investigation of an Efficient PMS - Health Care23,99 €![Hardware Support for Efficient Transactional Memory Systems]( "Hardware Support for Efficient Transactional Memory Systems")
Hardware Support for Efficient Transactional Memory Systems51,99 €![Efficient and Scalable Cache Coherence for Chip Multiprocessors]( "Efficient and Scalable Cache Coherence for Chip Multiprocessors")
Efficient and Scalable Cache Coherence for Chip Multiprocessors44,99 €![An Efficient FPGA Implementation of Video Enhancement Algorithm]( "An Efficient FPGA Implementation of Video Enhancement Algorithm")
An Efficient FPGA Implementation of Video Enhancement Algorithm23,99 €![The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors]( "The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors")
The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors64,99 €
Most of the data referenced by sequential and parallel applications running in current chip multiprocessors are referenced by a single thread, i.e., private. Recent proposals leverage this observation to improve many aspects of chip multiprocessors, such as reducing coherence overhead or the access latency to distributed caches. The effectiveness of those proposals depends to a large extent on the amount of detected private data. However, the mechanisms proposed so far either do not consider either thread migration or the private use of data within different application phases, or do entail high overhead. As a result, a considerable amount of private data is not detected. In order to increase the detection of private data, this book proposes a TLB-based mechanism that is able to account for both thread migration and private application phases with low overhead. Classification status in the proposed TLB-based classification mechanisms is determined by the presence of the page translation stored in other core's TLBs. The classification schemes are analyzed in multilevel TLB hierarchies, for systems with both private and distributed shared last-level TLBs.