Andere Kunden interessierten sich auch für
![Hardware Prefetch, Reduction Support and Speculative State Buffering]( "Hardware Prefetch, Reduction Support and Speculative State Buffering")
Hardware Prefetch, Reduction Support and Speculative State Buffering51,99 €![Architecture Support for Intrusion Detection systems]( "Architecture Support for Intrusion Detection systems")
Architecture Support for Intrusion Detection systems34,99 €![Impoved Test Techniques for Network-on-Chip Based Memory Systems]( "Impoved Test Techniques for Network-on-Chip Based Memory Systems")
Impoved Test Techniques for Network-on-Chip Based Memory Systems42,99 €![Towards High-Performance and Energy-Efficient Memory Hierarchy]( "Towards High-Performance and Energy-Efficient Memory Hierarchy")
Towards High-Performance and Energy-Efficient Memory Hierarchy39,99 €![Memory Controller Policies on Smartphone Workloads]( "Memory Controller Policies on Smartphone Workloads")
Memory Controller Policies on Smartphone Workloads36,99 €![Efficient methods of Cooperative Cache Partitioning]( "Efficient methods of Cooperative Cache Partitioning")
Efficient methods of Cooperative Cache Partitioning26,99 €![Implementation & Investigation of an Efficient PMS - Health Care]( "Implementation & Investigation of an Efficient PMS - Health Care")
Implementation & Investigation of an Efficient PMS - Health Care23,99 €
The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.