• Produktbild: Algorithm-Architecture Matching for Signal and Image Processing
  • Produktbild: Algorithm-Architecture Matching for Signal and Image Processing
Band 73 - 13%

Algorithm-Architecture Matching for Signal and Image Processing Best papers from Design and Architectures for Signal and Image Processing 2007 & 2008 & 2009

13% sparen

138,99 € UVP 160,49 €

inkl. gesetzl. MwSt., Versandkostenfrei

Lieferung nach Hause

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

28.10.2010

Herausgeber

Guy Gogniat + weitere

Verlag

Springer Netherland

Seitenzahl

296

Maße (L/B/H)

24,1/16,2/2,5 cm

Gewicht

578 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-90-481-9964-8

Beschreibung

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

28.10.2010

Herausgeber

Verlag

Springer Netherland

Seitenzahl

296

Maße (L/B/H)

24,1/16,2/2,5 cm

Gewicht

578 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-90-481-9964-8

Herstelleradresse

Libri GmbH
Europaallee 1
36244 Bad Hersfeld
DE

Email: gpsr@libri.de

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)

  • Produktbild: Algorithm-Architecture Matching for Signal and Image Processing
  • Produktbild: Algorithm-Architecture Matching for Signal and Image Processing
  • Preface. Part 1: Architectures for embedded applications. Chapter 1: Architectures for image processing. Lossless Multi-mode Interband Image Compression and its Hardware Architecture. Efficient Memory Management for Uniform and Recursive Grid Traversal. Chapter 2: Architectures for signal and telecommunication processing. Mapping a Telecommunication Application on a Multiprocessor System-on-Chip. Part 2: Data acquisition and embedded systems. Chapter 3: Sensors for data acquisition. A Standard 3.5T CMOS Imager including a Light Adaptive System for Integration Time Optimization. Chapter 4: Operators for embedded systems. Approximate Multiplication and Division for Arithmetic Data Value Speculation in a RISC Processor. Chapter 5: Partial and dynamic reconfiguration for signal and image processing. RANN: A Reconfigurable Artificial Neural Network Model for Task Scheduling on Reconfigurable System-on-Chip. A New three-Level Strategy for Off-line Placement of Hardware Tasks on Partially and Dynamically Reconfigurable Hardware. End-to-end Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable Systems. Part 3: Embedded systems design. Chapter 6: RTOS for embedded systems. SystemC multiprocessor RTOS model for services distribution on MPSoC platforms. Chapter 7: Scheduling of embedded systems. A List Scheduling Heuristic with New Node Priorities and Critical Child Technique for Task Scheduling with Communication Contention. Multiprocessor scheduling of dataflow programs within the Reconfigurable Video Coding framework. Chapter 8: CAD tools for signal and image processing. A High Level Synthesis Flow Using Model Driven Engineering. Generation of Hardware/Software systems based on CAL dataflow description.