Andere Kunden interessierten sich auch für
![Designing with Xilinx® FPGAs]( "Designing with Xilinx® FPGAs")
Designing with Xilinx® FPGAs95,99 €![FPGAs for Software Programmers]( "FPGAs for Software Programmers")
FPGAs for Software Programmers110,99 €![Embedded Systems Design for High-Speed Data Acquisition and Control]( "Embedded Systems Design for High-Speed Data Acquisition and Control")
Embedded Systems Design for High-Speed Data Acquisition and Control66,99 €![Engineering Applications of FPGAs]( "Engineering Applications of FPGAs")
Engineering Applications of FPGAs95,99 €![Fine- and Coarse-Grain Reconfigurable Computing]( "Fine- and Coarse-Grain Reconfigurable Computing")
Fine- and Coarse-Grain Reconfigurable Computing74,99 €![FPGA Based Accelerators for Financial Applications]( "FPGA Based Accelerators for Financial Applications")
FPGA Based Accelerators for Financial Applications139,09 €![Quantifying and Exploring the Gap Between FPGAs and ASICs]( "Quantifying and Exploring the Gap Between FPGAs and ASICs")
Quantifying and Exploring the Gap Between FPGAs and ASICs74,99 €
This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow scheme on a classical von Neumann pipelined processing used in common processors, while retaining full binary compatibility with existing legacy programs.