Andere Kunden interessierten sich auch für
![Digital Logic Design]( "Digital Logic Design")
Digital Logic Design33,99 €![Design of Low Power and High Performance Logic Circuits]( "Design of Low Power and High Performance Logic Circuits")
Design of Low Power and High Performance Logic Circuits40,99 €![Design Of High Performance CMOS Circuits Using Domino Logic]( "Design Of High Performance CMOS Circuits Using Domino Logic")
Design Of High Performance CMOS Circuits Using Domino Logic58,99 €![High Performance Domino Logic Circuits in Low Power VLSI Design]( "High Performance Domino Logic Circuits in Low Power VLSI Design")
High Performance Domino Logic Circuits in Low Power VLSI Design32,99 €![Performance-Aware Stress Engineering for Nano-scaled FETs]( "Performance-Aware Stress Engineering for Nano-scaled FETs")
Performance-Aware Stress Engineering for Nano-scaled FETs51,99 €![Fuzzy Logic Based Speed Control of Three-Phase Induction Motor Drive]( "Fuzzy Logic Based Speed Control of Three-Phase Induction Motor Drive")
Fuzzy Logic Based Speed Control of Three-Phase Induction Motor Drive33,99 €![Development of digital imaging technologies for the segmentation]( "Development of digital imaging technologies for the segmentation")
Development of digital imaging technologies for the segmentation48,99 €
Nanoscaled CMOS technology brings various critical challenges and reliability issues such as short channel effects, variations in I-V characteristics, reduced gate control, larger process variations and high leakage current etc. To overcome these difficulties, scientists and researchers are working towards new alternatives of conventional CMOS process. In digital electronic world, delay and power consumption improvement are the most important performance parameters of a circuit. To reach this goal, we can reduce scaling of the feature size. But scaling brings challenges. In complementary metal oxide semiconductor (CMOS) technology, reducing the length of channel to below about 65nm leads to critical problems and challenges such as decreasing gate control, short channel effect, high power density, high sensitivity to process variation and exponential leakage current increment. For this reasons reducing the transistors size finally will stop at a point, leading to taking advantage of new technologies that do not have above problems may be felt.