Andere Kunden interessierten sich auch für
![Low Leakage SRAM Memory]( "Low Leakage SRAM Memory")
Low Leakage SRAM Memory29,99 €![Design of Low Leakage SRAM]( "Design of Low Leakage SRAM")
Design of Low Leakage SRAM26,99 €![Digital Circuits Using Subthreshold Leakage Power Reduction Techniques]( "Digital Circuits Using Subthreshold Leakage Power Reduction Techniques")
Digital Circuits Using Subthreshold Leakage Power Reduction Techniques32,99 €![Analysis and Design of a DRAM Cell for Low Leakage]( "Analysis and Design of a DRAM Cell for Low Leakage")
Analysis and Design of a DRAM Cell for Low Leakage32,99 €![CMOS SRAM Design and analysis of low leakage and high speed SRAM cell]( "CMOS SRAM Design and analysis of low leakage and high speed SRAM cell")
CMOS SRAM Design and analysis of low leakage and high speed SRAM cell36,99 €![OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT]( "OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT")
OPTIMIZATION OF LEAKAGE POWER USING COMMON POWER FORMAT26,99 €![1 Bit Full Adder Cell for reducing low leakage current]( "1 Bit Full Adder Cell for reducing low leakage current")
1 Bit Full Adder Cell for reducing low leakage current32,99 €
The book mainly focuses on the problem of high leakage which contributes to excessive standby power consumption. As it is known that the entire semiconductor industry is struggling with the heat of chips increasing exponentially as the number of transistors increases. The large leakage current may thus become a scaling showstopper, if alternative solutions are not provided to maintain it at an acceptable level. Although, to extend the scenario of transistor scaling and Moore's Law, a lot of research has been done in the recent past. Here in the book it is categorized as - research on alternative gate dielectrics like hafnium dioxide (HfO2), zirconium dioxide (ZrO2) and titanium dioxide (TiO2) and alternative device geometries like Double Gate MOSFET (DGMOSFET), tri-gate, gate all around) structures, silicon nanowire transistors (SNWT) etc. Effective gate control can be achieved by the multigate structures. High leakage current in deep-sub micrometer regimes is coming a significant contributor to power dissipation of CMOS circuits as threshold voltage, channel length, and gate oxide thickness are reduced.