Andere Kunden interessierten sich auch für
![Analysis & Implementation of FlipFlop Grouping with Clock Gating]( "Analysis & Implementation of FlipFlop Grouping with Clock Gating")
Analysis & Implementation of FlipFlop Grouping with Clock Gating26,99 €![Design of Multiband Flexible Divider with Low Power Single Phase Clock]( "Design of Multiband Flexible Divider with Low Power Single Phase Clock")
Design of Multiband Flexible Divider with Low Power Single Phase Clock36,99 €![An Overview of Digital Clock with 8051 Microcontroller]( "An Overview of Digital Clock with 8051 Microcontroller")
An Overview of Digital Clock with 8051 Microcontroller29,99 €![A Smart Control System of Electric Motor by Computer Interfacing]( "A Smart Control System of Electric Motor by Computer Interfacing")
A Smart Control System of Electric Motor by Computer Interfacing36,99 €![VHDL Based Chess Clock Integrated with Chess Board]( "VHDL Based Chess Clock Integrated with Chess Board")
VHDL Based Chess Clock Integrated with Chess Board23,99 €![MICROPROCESSORS AND ITS INTERFACING]( "MICROPROCESSORS AND ITS INTERFACING")
MICROPROCESSORS AND ITS INTERFACING50,99 €![Design of multiband flexible divider with low power single phase clock]( "Design of multiband flexible divider with low power single phase clock")
Design of multiband flexible divider with low power single phase clock36,99 €
This book initially provides quantitative analysis of the severity of timing constraints associated with global synchrony in modern DSM technologies. Then it shows that different processing elements may work in different clock domains to alleviate these constraints, hence giving rise to MCDs in SoC. Modules in such SoCs are mutually asynchronous and these systems are called as Globally Asynchronous Locally Synchronous (GALS). Some interfacing strategy is required to communicate these mutually asynchronous elements. The asynchronous GALS interfaces are conventionally described at the RTL or system level. Hence crosstalk glitches susceptibility cannot be addressed at protocol development stage. This work contributes in identifying, modeling and quenching these crosstalk glitches using an analytical modeling technique. The proposed technique provides basis of a framework to the designer to verify the asynchronous protocols against crosstalk glitches at behavioral level. In the last part of the book loosely synchronous interfacing strategies are discussed. Some new techniques are introduced that alleviates the clock skew using novel clock scheduling techniques.