Andere Kunden interessierten sich auch für
![Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case]( "Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case")
Characterization and Implementation of a Real-World Target Tracking Algorithm on Field Programmable Gate Arrays with Kalman Filter Test Case59,99 €![Performance evaluation of a field programmable gate array-based system for detecting and tracking peer-to-peer protocols on a gigabit ethernet network]( "Performance evaluation of a field programmable gate array-based system for detecting and tracking peer-to-peer protocols on a gigabit ethernet network")
Performance evaluation of a field programmable gate array-based system for detecting and tracking peer-to-peer protocols on a gigabit ethernet network59,99 €![Limitations of a True Random Number Generator in a Field Programmable Gate Array]( "Limitations of a True Random Number Generator in a Field Programmable Gate Array")
Limitations of a True Random Number Generator in a Field Programmable Gate Array59,99 €![Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System]( "Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System")
Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System59,99 €![Hardware Algorithm Implementation for Mission Specific Processing]( "Hardware Algorithm Implementation for Mission Specific Processing")
Hardware Algorithm Implementation for Mission Specific Processing59,99 €![Anti-Tamper Method for Field Programmable Gate Arrays through Dynamic Reconfiguration and Decoy Circuits]( "Anti-Tamper Method for Field Programmable Gate Arrays through Dynamic Reconfiguration and Decoy Circuits")
Anti-Tamper Method for Field Programmable Gate Arrays through Dynamic Reconfiguration and Decoy Circuits59,99 €![A Comparison of Genetic Algorithm Parametrization on Synthetic Optimization Problems]( "A Comparison of Genetic Algorithm Parametrization on Synthetic Optimization Problems")
A Comparison of Genetic Algorithm Parametrization on Synthetic Optimization Problems59,99 €
The contribution of this research is three-fold. The first is a method of converting the area occupied by a circuit implemented on a Field Programmable Gate Array (FPGA) to an equivalent (memory included) as a measure of total gate count. This allows direct comparison between two FPGA implementations independent of the manufacturer or chip family. The second contribution improves the performance of the Advanced Encryption Standard (AES) on an 8-bit computing platform. This research develops an AES design that occupies less than three quarters of the area reported by the smallest design in current literature as well as significantly increases area efficiency. The third contribution of this research is an examination of how various designs for the critical AES SubBytes and MixColumns transformations interact and affect the overall performance of AES. The transformations responsible for the largest variance in performance are identified and the effect is measured in terms of throughput, area efficiency, and area occupied.