Impact of Leakage Power Reduction Techniques on Parametric Yield
Sudip RoyAjit Pal
Broschiertes Buch

Impact of Leakage Power Reduction Techniques on Parametric Yield

Low-Power Design of Digital Integrated Circuits under Process Parameter Variations

Versandkostenfrei!
Versandfertig in 6-10 Tagen
44,99 €
inkl. MwSt.
PAYBACK Punkte
22 °P sammeln!
With the advancement of process technology for fabrication of integrated circuits, the magnitude of variations in process parameters have increased and the parametric yield loss problem has become a serious concern of the fabrication houses. Thus, the traditional techniques for power and delay optimization in design automation tools can no longer be used effectively. This has opened up a challenge to the chip designers to design integrated circuits, which are variation tolerant and thereby having higher parametric yield. In this monograph, a single threshold voltage based approach is proposed ...