Failure analysis of Hot-Electron Effect on power RF N-LDMOS transistor - Belaïd, Mohamed Ali
32,99 €
inkl. MwSt.
Versandkostenfrei*
Versandfertig in 6-10 Tagen
payback
16 °P sammeln
  • Broschiertes Buch

Current problems in electronics for manufacturers or users are to determine the lifetime and estimate the reliability of device or system. As well improve their performance and quality. This book presents a synthesis of Hot-Electron effects on power RF LDMOS performances, after accelerated ageing tests. This can modify and degrade transistor physical and electrical behaviour. The temperature can limit the lifetime of semiconductors and plays an essential part in the degradation mechanisms. An electric characterization (IC-CAP) has been made, and a thermoelectric model ADS has been implemented.…mehr

Andere Kunden interessierten sich auch für
Produktbeschreibung
Current problems in electronics for manufacturers or users are to determine the lifetime and estimate the reliability of device or system. As well improve their performance and quality. This book presents a synthesis of Hot-Electron effects on power RF LDMOS performances, after accelerated ageing tests. This can modify and degrade transistor physical and electrical behaviour. The temperature can limit the lifetime of semiconductors and plays an essential part in the degradation mechanisms. An electric characterization (IC-CAP) has been made, and a thermoelectric model ADS has been implemented. This is used as the reliability tool (parameters extraction) in order to quantify the parameter shift. We have pointed out the relation between the ageing tests and the hot carrier degradation in RF LDMOS, and its effect on the electric performances. To understanding of the degradation physical phenomena brought into play in the structure, we used a physical simulation 2-D (Atlas) to con rmthese phenomena. Finally, the work demonstrates that the degradation mechanism of power RF LDMOS is the hot carrier injection phenomenon in the already existing oxide traps and/or in the Si/SiO2 interface.
Autorenporträt
Né en 1975 à Kalàa Kébira, Tunisie. Docteur en Électronique depuis 2006 (Université de Rouen, France). Maître Assistant en génie électrique à l¿ISSATSo, Tunisie et à l¿École d¿Ingénieurs d¿Al Leith, Université Umm Al-Qura, SA. Membre du laboratoire SAGE-ENISO. Il travaille sur la fiabilité et sûreté de fonctionnement des composants électroniques.