Andere Kunden interessierten sich auch für
![Performance Tradeoffs in Software Transactional Memory]( "Performance Tradeoffs in Software Transactional Memory")
Performance Tradeoffs in Software Transactional Memory26,99 €![OpenMP on SARC Multiprocessor]( "OpenMP on SARC Multiprocessor")
OpenMP on SARC Multiprocessor32,99 €![VHDL-Entwicklung eines proprietären und parametrisierbaren "e;System on a Chip"e;]( "VHDL-Entwicklung eines proprietären und parametrisierbaren "e;System on a Chip"e;")
VHDL-Entwicklung eines proprietären und parametrisierbaren "e;System on a Chip"e;58,00 €![Concept for system virtualization in the field of high availability computing]( "Concept for system virtualization in the field of high availability computing")
Concept for system virtualization in the field of high availability computing27,95 €![Dilemma Web Based Booking and Counseling System]( "Dilemma Web Based Booking and Counseling System")
Dilemma Web Based Booking and Counseling System39,99 €![Automatic extraction and processing of document references]( "Automatic extraction and processing of document references")
Automatic extraction and processing of document references42,95 €![High-Performance Persistent Storage System for BigData Analysis]( "High-Performance Persistent Storage System for BigData Analysis")
High-Performance Persistent Storage System for BigData Analysis47,95 €
![VHDL-Entwicklung eines proprietären und parametrisierbaren "e;System on a Chip"e;](https://bilder.buecher.de/produkte/35/35644/35644267n.jpg "VHDL-Entwicklung eines proprietären und parametrisierbaren "e;System on a Chip"e;")
Master's Thesis from the year 2007 in the subject Computer Science - Applied, grade: 1.0, Technical University of Munich (Institute for Informatics), language: English, abstract: Multicore systems are dominating the processor market; they enable the increase in computing power of a single chip in proportion to the Moore's law-driven increase in number of transistors. A similar evolution is observed in the system-on-chip (SoC) market through the emergence of multi-processor SoC (MPSoC) designs. Nevertheless, MPSoCs introduce some challenges to the system architects concerning the efficient design of memory hierarchies and system interconnects while maintaining the low power and cost constraints. In this master thesis, I try to address some of these challenges: namely, non-cache coherent DMA transfers in MPSoCs, low instruction cache utilization by OS codes, and factors governing the system throughput in MPSoC designs. These issues are investigated using the empirical and simulation approaches. Empirical studies are conducted on the Danube platform. Danube is a commercial MPSoC platform that is based on two 32-bit MIPS cores and developed by Infineon Technologies AG for deployment in access network processing equipments such as integrated access devices, customer premises equipments, and home gateways.Simulation-based studies are conducted on a system based on the ARM MPCore architecture. Achievements include the successful implementation and testing of novel hardware and software solutions for improving the performance of non-cache coherent DMA transfers in MPSoCs. Several techniques for reducing the instruction cache miss rate are investigated and applied. Finally, a qualitative analysis of the impact of instruction reuse, number of cores, and memory bandwidth on the system throughput in MPSoC systems is presented.