Andere Kunden interessierten sich auch für
![Efficient Test Methodologies for High-Speed Serial Links]( "Efficient Test Methodologies for High-Speed Serial Links")
Efficient Test Methodologies for High-Speed Serial Links99,99 €![Offset Reduction Techniques in High-Speed Analog-To-Digital Converters]( "Offset Reduction Techniques in High-Speed Analog-To-Digital Converters")
Offset Reduction Techniques in High-Speed Analog-To-Digital Converters132,99 €![Electronic System Level Design]( "Electronic System Level Design")
Electronic System Level Design117,99 €![Platform Based Design at the Electronic System Level]( "Platform Based Design at the Electronic System Level")
Platform Based Design at the Electronic System Level118,99 €![Quality-Driven Systemc Design]( "Quality-Driven Systemc Design")
Quality-Driven Systemc Design74,99 €![Offset Reduction Techniques in High-Speed Analog-to-Digital Converters]( "Offset Reduction Techniques in High-Speed Analog-to-Digital Converters")
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters139,99 €![VHDL Coding Styles and Methodologies]( "VHDL Coding Styles and Methodologies")
VHDL Coding Styles and Methodologies105,99 €
Efficient Test Methodologies for High-Speed Serial Links describes in detail several new and promising techniques for cost-effectively testing high-speed interfaces with a high test coverage. One primary focus of Efficient Test Methodologies for High-Speed Serial Links is on efficient testing methods for jitter and bit-error-rate (BER), which are widely used for quantifying the quality of a communication system. Various analysis as well as experimental results are presented to demonstrate the validity of the presented techniques.