Andere Kunden interessierten sich auch für
![Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space]( "Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space")
Using Fine Grain Approaches for highly reliable Design of FPGA-based Systems in Space56,00 €![Design and Implementation of SMS Based Child Tracking Model]( "Design and Implementation of SMS Based Child Tracking Model")
Design and Implementation of SMS Based Child Tracking Model26,99 €![Practical FPGA Based Direct Conversion VHF Radio Design]( "Practical FPGA Based Direct Conversion VHF Radio Design")
Practical FPGA Based Direct Conversion VHF Radio Design38,99 €![FPGA-Design mit Verilog]( "FPGA-Design mit Verilog")
FPGA-Design mit Verilog69,95 €![FPGA Design]( "FPGA Design")
FPGA Design74,99 €![Embedded Systems Design with FPGAs]( "Embedded Systems Design with FPGAs")
Embedded Systems Design with FPGAs74,99 €![VLSI Design]( "VLSI Design")
VLSI Design48,99 €
A key part of wireless communication system is the Digital Down Converter (DDC). It can be performed by a dedicated hardware in a processor. For example, when a GSM module is activated and connected to the internet via WLAN, It can be reconfigured in the chip which is used for the DDC to execute a lot of tasks. In this case the hardware has a high utilization factor. The algorithm can be performed continuously and only parameter settings might be changed. Any adaptability and spare performance will not be used in this situation Currently radio frequency (RF) transceivers demand a high integration devices as well as low cost and low power operations. The system is able to adapt into multiple communication standards such as software defined radio (SDR).