Andere Kunden interessierten sich auch für
![Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures]( "Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures")
Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures38,99 €![Arithmetic structures using redundant numbers & multivalued circuits]( "Arithmetic structures using redundant numbers & multivalued circuits")
Arithmetic structures using redundant numbers & multivalued circuits40,99 €![Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design]( "Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design")
Reversible Logic Based Ultra Low Power Arithmetic Logic Circuit Design36,99 €![Application of Residue Arithmetic]( "Application of Residue Arithmetic")
Application of Residue Arithmetic32,99 €![Complete Arithmetic Coding]( "Complete Arithmetic Coding")
Complete Arithmetic Coding32,99 €![Legacy Data: A Structured Methodology for Device Migration in DSM Technology]( "Legacy Data: A Structured Methodology for Device Migration in DSM Technology")
Legacy Data: A Structured Methodology for Device Migration in DSM Technology77,99 €![High Performance Integer Arithmetic Circuit Design on FPGA]( "High Performance Integer Arithmetic Circuit Design on FPGA")
High Performance Integer Arithmetic Circuit Design on FPGA74,99 €
The core of every microprocessor, digital signal processor and data processing application-specific integrated circuit (ASIC) is its data path. It is often the crucial circuit component die area, power dissipation, and especially operation speed is of concern. At the heart of data-path and addressing units in turn are arithmetic units, such as comparators, adders, and multipliers. It is also a very critical one if implemented in hardware because it involves an expensive carry-propagation step, the evaluation time of which is dependent on the operand word length. The efficient implementation is a key problem in VLSI design. As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior studies have shown that chip operating frequency and leakage power can have large variations due to fluctuations in transistor gate length and sub-threshold voltage. This work presents the study on characterizing and analyzing the delay performance of various arithmetic units in CMOS digital circuits.