Comparative Study on Reduction of Sub-Threshold Leakage Current

Comparative Study on Reduction of Sub-Threshold Leakage Current

Versandkostenfrei!
Versandfertig in 6-10 Tagen
33,99 €
inkl. MwSt.
PAYBACK Punkte
17 °P sammeln!
In order to deal with the active power utilization of high-performance digital designs, dynamic leakage control techniques are required to contribute considerable leakage power savings. As technology scales, sub threshold leakage currents grow exponentially and become an increasingly large component of total power dissipation. The main objective of this project is to reduce the sub-threshold leakage in a CMOS device by making use of sleep transistors and PMOS logic. A low resistance path is generated by using sleep transistors as keepers to drop down the sub-threshold leakage. This is achieved...