Andere Kunden interessierten sich auch für
![Interconnect-Centric Design for Advanced Soc and Noc]( "Interconnect-Centric Design for Advanced Soc and Noc")
Interconnect-Centric Design for Advanced Soc and Noc182,99 €![Vlsi-Soc: Advanced Topics on Systems on a Chip]( "Vlsi-Soc: Advanced Topics on Systems on a Chip")
Vlsi-Soc: Advanced Topics on Systems on a Chip117,99 €![Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation]( "Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation")
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation79,99 €![VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability]( "VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability")
VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability37,99 €![Fundamentals of Computer Organization and Design]( "Fundamentals of Computer Organization and Design")
Fundamentals of Computer Organization and Design74,99 €![VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability]( "VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability")
VLSI-SoC: System-on-Chip in the Nanoscale Era ¿ Design, Verification and Reliability37,99 €![Vlsi-Soc: Research Trends in VLSI and Systems on Chip]( "Vlsi-Soc: Research Trends in VLSI and Systems on Chip")
Vlsi-Soc: Research Trends in VLSI and Systems on Chip119,99 €
Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book.