41,99 €
inkl. MwSt.
Versandkostenfrei*
Versandfertig in 1-2 Wochen
payback
21 °P sammeln
  • Broschiertes Buch

Primarily intended for the undergraduate students of electronics and communication engineering, computer science and engineering, and information technology, this book skilfully integrates both the hardware and software aspects of the 8086 microprocessor. It offers the students an up-to-date account of the state-of-the-art microprocessors and therefore can be regarded as an incomparable source of information on recently developed microprocessor chips.This book explains the concepts and methodologies incorporated in designing the core and a system-on-chip based around a microprocessor core. The…mehr

Produktbeschreibung
Primarily intended for the undergraduate students of electronics and communication engineering, computer science and engineering, and information technology, this book skilfully integrates both the hardware and software aspects of the 8086 microprocessor. It offers the students an up-to-date account of the state-of-the-art microprocessors and therefore can be regarded as an incomparable source of information on recently developed microprocessor chips.This book explains the concepts and methodologies incorporated in designing the core and a system-on-chip based around a microprocessor core. The book reviews the ARM processor family as well as the ARM and Thumb programming models which teaches the readers to select a suitable ARM and develop their own applications respectively. Major issues of system-on-chip design, including memory hierarchy, caches, memory management, on-chip buses, on-chip debug and production test are also discussed.
Autorenporträt
Dr.N.C.Sendhilkumar , Professor i, Department of ECE ,Sri Indu College of Engineering and Technology, Hyderabad. Telangana.Dr.C.Senthilkumar,Assistant Professor (SG), Department of ECE,Saveetha School of Engineering, Chennai.TN. Dr.M.Deivakani , Associate Professor in the Department of ECE at PSNA College of Engineering and Technology, Dindigul.TN.