Bisher 107,99 €**
105,99 €
versandkostenfrei*

inkl. MwSt.
**Früherer Preis
Sofort lieferbar
53 °P sammeln
    Gebundenes Buch

Robust Nano-Computing focuses on various issues of robust nano-computing, defect-tolerance design for nano-technology at different design abstraction levels. It addresses both redundancy- and configuration-based methods as well as fault detecting techniques through the development of accurate computation models and tools. The contents present an insightful view of the ongoing researches on nano-electronic devices, circuits, architectures, and design methods, as well as provide promising directions for future research. Although complementary metal-oxide semiconductor (CMOS) technology will…mehr

Produktbeschreibung
Robust Nano-Computing focuses on various issues of robust nano-computing, defect-tolerance design for nano-technology at different design abstraction levels. It addresses both redundancy- and configuration-based methods as well as fault detecting techniques through the development of accurate computation models and tools. The contents present an insightful view of the ongoing researches on nano-electronic devices, circuits, architectures, and design methods, as well as provide promising directions for future research. Although complementary metal-oxide semiconductor (CMOS) technology will continue dominating the digital electronic circuits for the next 10-15 years, a number of grand challenges have emerged as the transistor size scales down. The rising costs of semiconductor mask and fabrication pose economic barriers to lithography. The quantum effects and increasing leakage power begin setting physical limits on continuous CMOS feature size shrinking.
The research advances of innovative nano-scale devices have created great opportunities to surpass the barriers faced by CMOS technology, which include nanowires, carbon nanotube transistors, programmable molecular switches, resonant tunneling diodes, quantum dots, etc.
However, the success of many nanotechnologies relies on the self-assembly fabrication process to fabricate circuits. The stochastic self-assembly fabrication, unfortunately, has low reliability with defect densities several orders of magnitude higher than conventional CMOS technology.
Robust Nano-Computing focuses on various issues of robust nano-computing, defect-tolerance design for nano-technology at different design abstraction levels. It addresses both redundancy- and configuration-based methods as well as fault detecting techniques through the development of accurate computation models and tools. The contents present an insightful view of the ongoing researches on nano-electronic devices, circuits, architectures, and design methods, as well as provide promising directions for future research.
  • Produktdetails
  • Lecture Notes in Electrical Engineering 58
  • Verlag: Springer Netherlands
  • Artikelnr. des Verlages: 12065639
  • Erscheinungstermin: September 2010
  • Englisch
  • Abmessung: 243mm x 164mm x 20mm
  • Gewicht: 440g
  • ISBN-13: 9789048185399
  • ISBN-10: 9048185394
  • Artikelnr.: 27778368
Inhaltsangabe
Chapter 1: Introduction. Chapter 2: Fault Tolerant Nano-Computing; Bharat Joshi, Dhiraj K. Pradhan, and Saraju P. Mohanty. 2.1 Introduction. 2.2 Principles of Fault Tolerant Nano-Computer Systems. 2.3 Process Variations in Nano-scale Circuits. 2.4 Fault Tolerant Nano-Computer Applications. 2.5 Trends and Future. Chapter 3: Transistor-Level Based Defect-Tolerance for Reliable Nano-Electronics; Aiman H. El-Maleh, Bashir M. Al-Hashimi, Aissa Melouki, and Ahmad Al-Yamani. 3.1 Introduction. 3.2 Previous Approaches. 3.3 Proposed Defect Tolerance Technique. 3.4 Experimental Results. 3.5 Conclusion. Chapter 4: Fault-Tolerant Design for Nanowire-Based Programmable Logic Arrays; Yexin Zheng and Chao Huang. 4.1 Introduction. 4.2 Background. 4.3 Redundancy-Based Defect-Tolerant Techniques. 4.4 Defect-Aware Logic Mapping for Nanowire-Based PLA. 4.5 Experimental Results. 4.6 Conclusions and Perspectives. Chapter 5: Built-In Self-Test and Defect Tolerance for Molecular Electronics-Based NanoFabrics; Mohammad Tehranipoor. 5.1 Introduction. 5.2 Related Prior Work. 5.3 BIST Procedure. 5.4 Test Configurations. 5.5 Recovery Analysis. 5.6 Simulation and Results. 5.7 Discussion. 5.8 Conclusion. Chapter 6: The Prospect and Challenges of CNFET-Based Circuits - A Physical Insight; Bipul C. Paul; 6.1 Introduction. 6.2 Fundamentals of CNFET. 6.3 Compact Model of CNFET. 6.4 Impact of Parasitics on Circuit Performance. 6.5 Impact of Process Variation. 6.6 Summary. 6.7 Appendix. Chapter 7: Computing with Nanowires - A Self Assembled Neuromorphic Architecture; S. Bandyopadhyay, K. Karahaliloglu, and S. Patibandla. 7.1 Introduction. 7.2 Self Assembly of Neuromorphic Networks. 7.3 Electrical Characterization of the Nanowires. 7.4 Simulation Results. 7.5 Conclusion. Chapter 8: Computational Opportunities and CADfor Nanotechnologies; M. Nicolaidis and E. Kolonis. 8.1 Introduction. 8.2 A Holistic CAD Platform for Nanotechnologies. 8.3 High-Level Modeling and Simulation Tool. 8.4 Artificial Ecosystems. 8.5 Systems of Particles and Emergence of Relativistic Space-Time. 8.6 Nano-Network Architecture Fit Tool. 8.7 Circuit Synthesis Tool. 8.8 Architectures for Complex Systems Implementation. 8.9 Non-Conventional Architectures. 8.10 Conclusions. Index.