-5%
98,95 €
Statt 103,99 €**
98,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar
Statt 103,99 €**
98,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
Als Download kaufen
Statt 103,99 €**
-5%
98,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar
Abo Download
9,90 € / Monat*
*Abopreis beinhaltet vier eBooks, die aus der tolino select Titelauswahl im Abo geladen werden können.

inkl. MwSt.
Sofort per Download lieferbar

Einmalig pro Kunde einen Monat kostenlos testen (danach 9,90 € pro Monat), jeden Monat 4 aus 40 Titeln wählen, monatlich kündbar.

Mehr zum tolino select eBook-Abo
Jetzt verschenken
Statt 103,99 €**
-5%
98,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
49 °P sammeln

  • Format: PDF


Unleash the System On Chip using FPGAs and Handel C is an attempt to empower the design community by delivering the 'know-how' developed by the authors with their vast experience in VLSI design. The book effectively showcases carving of SoC through (1) 'Concept to Product' approach, (2) 'C' based methodology at higher level of abstraction, (3) 'Bottom up & design reuse philosophy', (4) Edifying with the soft IP cores in Handel C, (5) Pragmatic approach to bridge the gap between design metrics, (6) Synergical approach for combining reconfiguration of FPGAs with soft IP cores, (7) 'Partial…mehr

Produktbeschreibung
Unleash the System On Chip using FPGAs and Handel C is an attempt to empower the design community by delivering the 'know-how' developed by the authors with their vast experience in VLSI design. The book effectively showcases carving of SoC through (1) 'Concept to Product' approach, (2) 'C' based methodology at higher level of abstraction, (3) 'Bottom up & design reuse philosophy', (4) Edifying with the soft IP cores in Handel C, (5) Pragmatic approach to bridge the gap between design metrics, (6) Synergical approach for combining reconfiguration of FPGAs with soft IP cores, (7) 'Partial reconfiguration', 'concurrent hardware software SoC realization' through Xilinx EDK, (8) 'Network on Chip', (9) Co-simulation & integration of third party tools, (10) Development of interesting case studies such as fuzzy logic controllers, arithmetic on chip etc., (11) Cores for control system using 'picoblaze', (12) Actual screeshots & step by step design flow. 35 Handel C cores, 7 chapters & 128 selected references will facilitate in getting acquainted with innovative design methodologies of building the SoCs & opens a new door of research and development & infinite set of futures in this ever-growing technology of this century.

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GB, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

  • Produktdetails
  • Verlag: Springer-Verlag GmbH
  • Erscheinungstermin: 05.03.2009
  • Englisch
  • ISBN-13: 9781402093623
  • Artikelnr.: 37343244
Autorenporträt
Dr. Kamat has already edited two Professional/Academic EDA books for Springer
Inhaltsangabe
Preface. Foreword. Acknowledgements. Chapter 1: Introduction 1.1 Prologue 1.2 Exceptional Attributes of the SoC Technology 1.3 Classical taxonomy: a holistic perspective extended towards Integrated Circuits Classification 1.4 System on Chip (SoC) Term and Scope 1.5 Constituents of SoC 1.6 Sprawling Growth of SoC market 1.7 Choosing the platform, ASIC Vs FPGAs 1.8 FPGA based Programmable SoC 1.9 Orientation of the Book Chapter 2: Familiarizing with Handel C 2.1 EDA Tools i.e. Computer Aids for VLSI Design 2.2 Background of Hardware Description Languages 2.3 Expressing abstraction at higher levels 2.4 Where C stands amidst the well established HDLs? 2.5 Introducing Handel C 2.6 Top Down or Bottom up? 2.7 Handel C: A boon for Software Professionals 2.8 Handel C vs ANSI C 2.9 Handel C Design Flow Chapter 3: Sequential logic Design 3.1 Design Philosophy of Sequential Logic 3.2 D flip-flop 3.3 Latch 3.4 Realization of JK Flip-Flop 3.5 Cell of Hex counter for Counter Applications 3.6 Realization of Shift Register for SoC 3.7 LFSR Core for Security Applications in SoC 3.8 Clock Scaling and Delay Generation in SoC 3.9 SoC Data Queuing using FIFO 3.10 Implementation of Stack though LIFO 3.11 Soft IP core for Hamming Code Chapter 4: Combinational Logic Design 4.1 Introduction 4.2 Design Metrics for the Combinational Logic Circuits: SoC Perspective 4.3 Core of "2 to 4 decoder" 4.4 "3 to 8 decoder" using hierarchical approach 4.5 Priority Encoder 4 to 2 4.6 Soft IP Core of "7 to 3 encoder" Implementation 4.7 IP core of 'Parity generator' for Communication Applications 4.8 IP Core for Parity checker and error detection for Internet Protocol 4.9 BCD TO Seven Segment converter 4.10 Core of Binary to Gray Converter and Applications 4.11 Realization of IP Core of Gray to Binary Converter 4.12 Designing Barrel Shifters Chapter 5: Arithmetic core design and Design Reuse of Soft IP Cores 5.1 Design Reuse Philosophy 5.2 Advantages of on chip arithmetic 5.3 Designing Half adder in Handel C 5.4 Full Adder 5.5 Ripple Carry Adder 5.6 Booth Algorithm and its realization on FPGA 5.7 Building ALU in Handel C 5.7 Third Party Tool Interface with Handel C 5.8 Xilinx EDK Interface with Cores developed through Handel C Chapter 6: Rapid Prototyping of the Soft IP cores on FPGA 6.1 Prototyping Philosophy 6.2 Rapid Design of Fuzzy Controller using Handel C 6.3 Packet Processor Core for Inculcating Embedded Network Security using Mixed Design Flow 6.4. A Linear Congruential Generator (LCG) SoC 6.5 Implementation of Reusable Soft IP core of Blowfish Cipher Chapter 7: Soft Processor Core for Accelerated Embedded Design 7.1 Building SoC for temperature control application using Picoblaze 7.2 Hardware Software Codesign of SoC with built in Position Algorithm References. List of Tables. List of Figures. List of Programs.