Merkzettel Warenkorb
Produktbild: Algorithms and Architectures for Parallel Processing
Band 16381 - 11%

Algorithms and Architectures for Parallel Processing 25th International Conference, ICA3PP 2025, Zhengzhou, China, October 30–November 2, 2025, Proceedings, Part I

Aus der Reihe Lecture Notes in Computer Science
11% sparen

77,99 € UVP 87,73 €

inkl. gesetzl. MwSt., Versandkostenfrei

Lieferung nach Hause

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

08.04.2026

Abbildungen

XXII, 282 illus., 253 illus. in color., farbige Illustrationen, schwarz-weiss Illustrationen

Herausgeber

Huazhong Liu + weitere

Verlag

Springer Singapore

Seitenzahl

626

Maße (L/B/H)

23,5/15,5/3,5 cm

Gewicht

966 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-981-9583-98-0

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

08.04.2026

Abbildungen

XXII, 282 illus., 253 illus. in color., farbige Illustrationen, schwarz-weiss Illustrationen

Herausgeber

Verlag

Springer Singapore

Seitenzahl

626

Maße (L/B/H)

23,5/15,5/3,5 cm

Gewicht

966 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-981-9583-98-0

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: GPSR Kontakt

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Algorithms and Architectures for Parallel Processing

  • .- Parallel and Distributed Architectures.

    .- Streamline: A High-Parallelized BFT Consensus Protocol for Blockchain.

    .- PliKOS: Pre-Warming Serverless Functions under Pulsed Loads.

    .- VPFU: A Bit-Serial Architecture for Energy-Efficient Acceleration of Ultra-Low Precision DNNs.

    .- 3D-DP: A Practical DRL-Based Data Prefetcher with a Dynamic Prefetch Degree and Direction.

    .- HRE-Store: A Hierarchical and Scalable Storage Architecture for Permissioned Blockchains.

    .- Reputation-Based Secure Node Allocation and Dynamic Monitoring for Blockchain Sharding.

    .- A Parallel Implementation of ChaCha20 on MT-3000 Heterogeneous Multi-Zone Processor.

    .- INF-DRAM: An In-Memory Prefetching DRAM Architecture.

    .- PQIns: Pipeline-Driven Application-Specific Instruction-Set Architecture for Hybrid Post-Quantum Cryptography Acceleration.

    .- Federated Incremental Learning Method Based on Memory Replay and Self-Distillation Technology.

    .- SpikeEAR: Low-Power Neuromorphic Auditory System for Real-Time Scene Analysis on FPGA .

    .- KiRa: A Unified Memory Architecture for Efficient Post-Quantum Cryptographic Algorithms.

    .- A GCN Accelerator with Unified Architecture.

    .- ACIM: Approximate Computing Based Ising Machine with Dynamic-ratio Parallel Annealing.

    .- Jarm: Automated Remote Memory System for Java Applications.

    .- Distributed Energy-Efficient Trajectory Optimization for Multi-UAV Based Agricultural Field Sensing.

    .- Chameleon Hash-Based Redactable Blockchains: A Systematic Literature Review.

    .- GP-BFT: A Low-Latency BFT Protocol under Grouped Multi-Committee Parallel Consensus.

    .- EncloPC: Power Control for Server Enclosures with Heterogeneous Workloads at Power Peaks .

    .- Updatable Verifiable Credential Sharing with Selective Disclosure.

    .- SecureIMR: A Plausibly Deniable Storage System for Interlaced Magnetic Recording.

    .- Heterogeneous Parallel Optimization Research of Plasma Guiding Center Orbit Simulation.

    .- Facess: A Fast Access Method for Shared Data Among Multi-Cores in Parallel Programs.

    .- A Mapping Strategy Optimization Framework for Systolic Array Accelerators.

    .- LFBC: A Lifecycle-Managed False Bubble Flow Control Scheme for Torus Networks.

    .- STREAM: A Transparent Reordering Engine for High-Performance Zoned Namespace SSDs.

    .- Weight-and-Load-Driven Approximation Methodology for Energy-Efficient Neural Network Accelerators.

    .- HT-DLC: A Data Layout and Computing Design for Logic-in-Memory Convolution with High Throughput.

    .- Software Systems and Programming Models.

    .- GRIS: A Graph Neural Network-Based Reinforcement Learning Approach for Instruction Scheduling.

    .- Tiling-Aware Vectorization Framework for Perfect Loop Nests in MLIR.

    .- MLog: Achieving Low-Latency, Scalable Shared Log Writes via RDMA Multicast Protocol.

    .- Sumeru: An Efficient Hybrid-Granularity Cache Management Scheme for CXL-SSDs.