Vor Ort
Merkzettel Warenkorb
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
Band 13511 - 13%

Embedded Computer Systems: Architectures, Modeling, and Simulation 22nd International Conference, SAMOS 2022, Samos, Greece, July 3–7, 2022, Proceedings

Aus der Reihe Lecture Notes in Computer Science
13% sparen

78,99 € UVP 90,94 €

inkl. gesetzl. MwSt., Versandkostenfrei

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

14.08.2022

Abbildungen

XIV, 436 p. 31 illus.

Herausgeber

Alex Orailoglu + weitere

Verlag

Springer

Seitenzahl

436

Maße (L/B/H)

23,5/15,5/2,5 cm

Gewicht

680 g

Auflage

1st ed. 2022

Sprache

Englisch

ISBN

978-3-031-15073-9

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

14.08.2022

Abbildungen

XIV, 436 p. 31 illus.

Herausgeber

Verlag

Springer

Seitenzahl

436

Maße (L/B/H)

23,5/15,5/2,5 cm

Gewicht

680 g

Auflage

1st ed. 2022

Sprache

Englisch

ISBN

978-3-031-15073-9

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: GPSR Kontakt

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • Produktbild: Embedded Computer Systems: Architectures, Modeling, and Simulation
  • High Level Synthesis.- High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP 1 H. H. .- Implementing Synthetic Aperture Radar Backprojection in Chisel – A Field Report.-EasyHBM: Simple and Fast HBM Access for FPGAs using High-Level Synthesis.- Memory Systems.- TREAM: A Tool for Evaluating Error Resilience of Tree-based Models using Approximate Memory.-Split’n’Cover: ISO 26262 Hardware Safety Analysis with SystemC.- Tagged Geometric History Length Access Interval Prediction for Tightly Coupled Memory Systems.- Processor Architecture.-NanoController: A Minimal and Flexible Processor Architecture for UltraLow-Power.- ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration.- Embedded Software Systems and beyond.-CASA: An Approach for exposing and documenting Concurrency-related Software Properties.- High-Level Simulation of Embedded Software Vulnerabilities to EM SideChannel Attacks.- Deep Learning Optimization I.-A Design Space Exploration Methodology for Enabling Tensor Train Decomposition in Edge Devices.- Study of DNN-based Ragweed Detection from Drones.- PULP-TrainLib: Enabling On-Device Training for RISC-V Multi-Core MCUs through Performance-Driven Autotuning.-Extra-functional Property Estimation.- The Impact of Dynamic Storage Allocation on CPython Execution Time, Memory Footprint and Energy Consumption: An Empirical Study.- Application runtime estimation for AURIX embedded MCU using deep learning.-A Hybrid Performance Prediction Approach for Fully-Connected Artificial Neural Networks on Multi-Core Platforms.- Deep Learning Optimization I.- A Smart HW-Accelerator for Non-Uniform Linear Interpolation of MLActivation Functions.-Hardware-Aware Evolutionary Filter Pruning.- Innovative Architectures and tools for Security.- Obfuscating the Hierarchy of a Digital IP.-On the effectiveness of true random number generators implemented on FPGAs.- Power and Energy.- SIDAM: A Design Space Exploration Framework for Multi-Sensor Embedded Systems Powered by Energy Harvesting.- A Data-Driven Approach to Lightweight DVFS-Aware Counter-Based Power Modeling for Heterogeneous Platforms.