KI-Beratung Beta

Beschreibung

Advances in Computers, Volume 124 presents updates on innovations in computer hardware, software, theory, design and applications, with this updated volume including new chapters on Traffic-Load-Aware Virtual Channel Power-gating in Network-on-Chips, An Efficient DVS Scheme for On-chip Networks, A Power-Performance...

Beschreibung

Advances in Computers, Volume 124 presents updates on innovations in computer hardware, software, theory, design and applications, with this updated volume including new chapters on Traffic-Load-Aware Virtual Channel Power-gating in Network-on-Chips, An Efficient DVS Scheme for On-chip Networks, A Power-Performance Balanced Network-on-Chip for Mixed CPU-GPU Systems, Routerless Networks-on-Chip, Routing Algorithm Design for Power- and Temperature-Aware NoCs, Approximate Communication for Energy-Efficient Network-on-Chip, Power-Efficient NoC Design by Partial Topology Reconfiguration, The Design of a Deflection-based Energy-efficient On-chip Network, and Power-Gating in Networks-on-Chip.

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

01.02.2022

Herausgeber Suyel Namasudra + weitere
Verlag Elsevier Science & Technology

Produktdetails

Einband

Gebundene Ausgabe

Erscheinungsdatum

01.02.2022

Herausgeber
Verlag Elsevier Science & Technology
Seitenzahl

372

Maße (L/B/H)

22,9/15,2/2,2 cm

Gewicht

667 g

Sprache

Englisch

ISBN

978-0-323-85688-1

EU-Ansprechpartner

Elsevier B.V.
Radarweg 29
1043 NX Amsterdam
NL
productsafety@elsevier.com

Herstelleradresse

Elsevier Science & Technology
London Wall 125
EC2Y 5AS London
GB
tradeorders@elsevier.com

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)

  • Produktbild: Advances in Computers
  • Preface
    Ali R. Hurson
    1. Traffic-Load-Aware Virtual Channel Power-gating in Network-on-Chips
    Hamid Sarbazi-Azad
    2. An Efficient DVS Scheme for On-chip Networks
    Hamid Sarbazi-Azad
    3. A Power-Performance Balanced Network-on-Chip for Mixed CPU-GPU Systems
    Hamid Sarbazi-Azad
    4. Routerless Networks-on-Chip
    Bella Bose and Fawaz Alazemi
    5. Routing Algorithm Design for Power- and Temperature-Aware NoCs
    Masoumeh Ebrahimi and Kun-Chih (Jimmy) Chen
    6. Approximate Communication for Energy-Efficient Network-on-Chip
    Ling Wang
    7. Power-Efficient NoC Design by Partial Topology Reconfiguration
    Mehdi Modarressi
    8. The Design of a Deflection-based Energy-efficient On-chip Network
    Onur Mutlu and Rachata Ausavarungnirun
    9. Power-Gating in Networks-on-Chip
    Shaahin Hessabi