KI-Beratung Beta

  • Produktbild: Principles of VLSI RTL Design
  • Produktbild: Principles of VLSI RTL Design

Principles of VLSI RTL Design A Practical Guide

84,99 €

inkl. gesetzl. MwSt., Versandkostenfrei


Beschreibung

Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization...

Beschreibung

Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written.   Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

01.10.2014

Abbildungen

XV, 182 p.

Verlag Springer Us

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

01.10.2014

Abbildungen

XV, 182 p.

Verlag Springer Us
Seitenzahl

182

Maße (L/B/H)

23,5/15,5/1,2 cm

Gewicht

312 g

Sprache

Englisch

ISBN

978-1-4899-9545-2

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: ProductSafety@springernature.com

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)

  • Produktbild: Principles of VLSI RTL Design
  • Produktbild: Principles of VLSI RTL Design
  • Introduction to RTL Designs; Ensuring RTL Intent; Static Timing Analysis (STA); Clock Domain Crossing (CDC); Power; Design for Test; Timing Exceptions; Congestion; Conclusions.