Merkzettel Warenkorb
  • Produktbild: Algorithms and Architectures for Parallel Processing
  • Produktbild: Algorithms and Architectures for Parallel Processing

Algorithms and Architectures for Parallel Processing 12th International Conference, ICA3PP 2012, Fukuoka, Japan, September 4-7, 2012, Proceedings, Part I

Aus der Reihe Lecture Notes in Computer Science

49,99 €

inkl. gesetzl. MwSt., Versandkostenfrei

Lieferung nach Hause

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

01.08.2012

Abbildungen

XXI, 241 illus., schwarz-weiss Illustrationen

Herausgeber

Yang Xiang + weitere

Verlag

Springer Berlin

Seitenzahl

563

Maße (L/B/H)

23,5/15,5/3,2 cm

Gewicht

879 g

Auflage

2012

Sprache

Englisch

ISBN

978-3-642-33077-3

Beschreibung

Portrait

Ivan Stojmenovic, PhD, is a researcher in DISCA, IIMAS, UNAM, Mexico, and a professor in the School of Information Technology and Engineering at the University of Ottawa, Canada. He is a managing editor of Multiple-Valued Logic and an editor of several journals. He has also published more than 150 academic papers.

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

01.08.2012

Abbildungen

XXI, 241 illus., schwarz-weiss Illustrationen

Herausgeber

Verlag

Springer Berlin

Seitenzahl

563

Maße (L/B/H)

23,5/15,5/3,2 cm

Gewicht

879 g

Auflage

2012

Sprache

Englisch

ISBN

978-3-642-33077-3

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: ProductSafety@springernature.com

Kundinnen und Kunden meinen

0 Bewertungen

Informationen zu Bewertungen

Zur Abgabe einer Bewertung ist eine Anmeldung im Konto notwendig. Die Authentizität der Bewertungen wird von uns nicht überprüft. Wir behalten uns vor, Bewertungstexte, die unseren Richtlinien widersprechen, entsprechend zu kürzen oder zu löschen.

Die Bewertungen sind nach Format, Anzahl Sterne und Datum sortiert.

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kund*innen durch Ihre Meinung

Kundinnen und Kunden meinen

0 Bewertungen filtern
  • Produktbild: Algorithms and Architectures for Parallel Processing
  • Produktbild: Algorithms and Architectures for Parallel Processing

  • Accelerating the Dynamic Programming for the Optimal Polygon Triangulation on the.- Security Computing for the Resiliency of Protecting from Internal Attacks in Distributed Wireless Sensor.- Parallel Algorithm for Nonlinear Network Optimization Problems and Real-Time.- Optimization of a Short-Range Proximity Effect Correction Algorithm in E-Beam Lithography Using GPGPUs.- Exploiting Multi-grain Parallelism for Efficient Selective Sweep.- Vectorized Algorithms for Quadtree Construction and.- A Multi-level Monitoring Framework for Stream-Based Coordination Programs.- An Optimal Parallel Prefix-Sums Algorithm on the Memory Machine Models for.- A Multi-GPU Programming Library for Real-Time.- Optimal Linear Programming Solutions for Multiprocessor Scheduling with Communication Delays.- A Bitstream Relocation Technique to Improve Flexibility of Partial .- A Hybrid Heuristic-Genetic Algorithm for Task Scheduling in Heterogeneous Multi-core.- Efficient Task Assignment on Heterogeneous Multicore Systems Considering Communication.- Budget Constrained Resource Allocation for Non-deterministic Workflows on an IaaS Cloud.- On a Wideband Fast Fourier Transform Using Piecewise Linear Approximations: Application to a Radio Telescope.-

    A Verified Library of Algorithmic Skeletons on Evenly Distributed .- Performance Measurement of Parallel Vlasov Code for Space Plasma on Various Scalar-Type Supercomputer.- Ultrasound Simulation on the Cell Broadband Engine Using the Westervelt.- Study on the Data Flow Balance in NFS Server with.- Performance, Scalability, and Semantics of Concurrent FIFO Queues.- Scalable Distributed Architecture for Media Transcoding.- GPU-Accelerated Restricted Boltzmann Machine for Collaborative Filtering.- STM Systems: Enforcing Strong Isolation between Transactions and Non-transactional.- A Dependency Aware Task Partitioning and Scheduling Algorithm for Hardware-Software Codesign on.- Power Efficiency Evaluation of Block Ciphers on GPU-Integrated Multicore Processor.- Experiments in Parallel Matrix Multiplication on Multi-core.- Fault Tolerance Logical Network Properties of Irregular.- Fault Recovery Technique for TMR Softcore Processor System Using Partial.- Non-Blocking Atomic Commitment in Asynchronous Distributed Systems with Faulty Processes.- On Modelling and Prediction of Total CPU Usage for Applications in MapReduce.- The Impact of Global Communication Latency at Extreme Scales on Krylov Methods.- Fast Parallel Algorithms for Blocked Dense Matrix Multiplication on Shared Memory Architectures.- Kernel Support for Fine-Grained Load Balancing in a Web Cluster Providing Streaming Service.- Overcoming the Scalability Limitations of Parallel Star Schema Data Warehouses.- Enhancing Service-Oriented Computing with Software.- An Insightful Program Performance Tuning Chain for GPU Computing.- Multi-core Fixed Priority DVS.- Comparing Checkpoint and Rollback Recovery Schemes in a Cluster

    System.- Causal Order Multicast Protocol Using Minimal Message History Information.