Merkzettel Warenkorb
Produktbild: Energy Scalable Radio Design
- 12%

Energy Scalable Radio Design for Pulsed UWB Communication and Ranging

Aus der Reihe Analog Circuits and Signal Processing
12% sparen

139,99 € UVP 160,49 €

inkl. gesetzl. MwSt., Versandkostenfrei

Lieferung nach Hause

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

29.11.2011

Verlag

Springer Netherland

Seitenzahl

243

Maße (L/B/H)

23,5/15,5/1,5 cm

Gewicht

400 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-94-007-2610-9

Beschreibung

Produktdetails

Einband

Taschenbuch

Erscheinungsdatum

29.11.2011

Verlag

Springer Netherland

Seitenzahl

243

Maße (L/B/H)

23,5/15,5/1,5 cm

Gewicht

400 g

Auflage

1. Auflage

Sprache

Englisch

ISBN

978-94-007-2610-9

Herstelleradresse

Springer-Verlag KG
Sachsenplatz 4-6
1201 Wien
AT

Email: GPSR Kontakt

Noch keine Bewertungen vorhanden

Verfassen Sie die erste Bewertung zu diesem Artikel

Helfen Sie anderen Kundinnen und Kunden durch Ihre Meinung.

Kundinnen und Kunden meinen

Bewertungen (0)
  • Produktbild: Energy Scalable Radio Design
  • Preface. 1 Introduction and motivation. 1.1 Dreaming of a smart environment. 1.2 Limited energy resources and the energy gap. 1.3 Strategies to bridge the energy gap. 1.4 Book scope and organizational overview. 2 Adaptation of classical design flow for energy-driven system-to-circuit design. 2.1 Introduction. 2.2 Classical (digital) top-down design flow: Gajski-Kuhn. 2.3 Need for energy-driven cross-layer scalable system-to-circuit design. 2.4 Proposed adaptations of the classical design flow. 2.5 Conclusion. 3 System level specifications and design. 3.1 Introduction. 3.2 System specifications. 3.3 Selection of the air interface. 3.4 Conclusion. 4 Algorithmic/architectural design space exploration. 4.1 Introduction. 4.2 UWB communication and receiver framework. 4.3 Receiver alternatives. 4.4 Receiver comparison: power, performance, EPUB. 4.5 Algorithmic/architectural DSE summary. 4.6 Further considerations. 4.7 Conclusion. 5 Algorithmic/architectural level refinement. 5.1 Introduction. 5.2 Algorithm refinement. 5.3 Architecture refinement. 5.4 Conclusion. 6 Digital RT level design: flexibility to save energy. 6.1 Introduction. 6.2 Design based on nested FLEXmodules. 6.3 Measuring and weighing flexibility. 6.4 Energy-optimal design through flexibility. 6.5 Intermediate conclusion on the flexibility-power-performance trade-off. 6.6 Detailed back-end architecture and design. 6.7 Conclusion. 7 Chip and system measurements. 7.1 Introduction. 7.2 Back-end measurements. 7.3 System measurements: 3-5 GHz band. 7.4 System measurements: 0-960 MHz band. 7.5 Receiver comparison. 7.6 Conclusion. 8 Conclusions. Bibliography. Index.