Andere Kunden interessierten sich auch für
![Optimal Design of FIR & IIR Filters by using Evolutionary Algorithms]( "Optimal Design of FIR & IIR Filters by using Evolutionary Algorithms")
Optimal Design of FIR & IIR Filters by using Evolutionary Algorithms32,99 €![A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT]( "A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT")
A Sum-Of-Product Based Multiplication Approach For FIR Filters And DFT26,99 €![Detection of Partial Discharge Sources using Acoustic Sensor]( "Detection of Partial Discharge Sources using Acoustic Sensor")
Detection of Partial Discharge Sources using Acoustic Sensor26,99 €![Finite Impulse Response (Fir) Filter Design Using Neural Network]( "Finite Impulse Response (Fir) Filter Design Using Neural Network")
Finite Impulse Response (Fir) Filter Design Using Neural Network26,99 €![PAPR Reduction in OFDM Systems Using Partial Transmit Sequence]( "PAPR Reduction in OFDM Systems Using Partial Transmit Sequence")
PAPR Reduction in OFDM Systems Using Partial Transmit Sequence32,99 €![Swarm Intelligence in Linear Phase FIR Filter Design]( "Swarm Intelligence in Linear Phase FIR Filter Design")
Swarm Intelligence in Linear Phase FIR Filter Design40,99 €![Design And Analysis Of A Low Pass FIR Filter Using Genetic Algorithm]( "Design And Analysis Of A Low Pass FIR Filter Using Genetic Algorithm")
Design And Analysis Of A Low Pass FIR Filter Using Genetic Algorithm36,99 €
Reconfigurable hardware might be the next step which will give computer performance a new big leap forward. The idea is to use the, nowadays, high performance FPGA technology to adapt the hardware to the problem. Dynamic partial reconfiguration of FPGA offers new design space with variety of benefits. This Dissertion intends to describe the development of a dynamically reconfigurable system which supports multiple modules running concurrently, all with hardware support. A standard Xilinx FPGA is used to test the possibilities of loading partially new hardware configurations while other parts of the FPGA still are active. An example implementation is also realized in order to exemplify the possibilities within the subject. Its scope is to implement an autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters and flexibility allowing dynamically inserting and/or removing the partial reconfigurable FIR filters with various taps.