Verilog: Frequently Asked Questions - Chonnad, Shivakumar S.;Balachander, Needamangalam B.
108,99 €
versandkostenfrei*

inkl. MwSt.
Sofort lieferbar
54 °P sammeln
    Gebundenes Buch

This book addresses "front end" questions and issues encountered in using the Verilog HDL, during all the stages of Hardware Design, Synthesis and Verification. The issues discussed in the book are typically encountered in both ASIC design projects as well as in Soft IP designs. These issues are addressed in a simple Q&A format. Since each issue is independently dealt with and explained in detail, this book acts as an important source of reference for the Verilog users. Each of the FAQs will be illustrated with figures and tables as required. The latest Verilog-2001 and SystemVerilog have also…mehr

Produktbeschreibung
This book addresses "front end" questions and issues encountered in using the Verilog HDL, during all the stages of Hardware Design, Synthesis and Verification. The issues discussed in the book are typically encountered in both ASIC design projects as well as in Soft IP designs. These issues are addressed in a simple Q&A format. Since each issue is independently dealt with and explained in detail, this book acts as an important source of reference for the Verilog users. Each of the FAQs will be illustrated with figures and tables as required. The latest Verilog-2001 and SystemVerilog have also been referred to in this book.

With the increasing complexity of ASICs being designed these days, the decisions that one makes in any of the stages of Design, Synthesis or Verification has profound effects on these three stages. This book presents the intricacies of these inter-dependent issues in the context of the Verilog HDL.
The Verilog Hardware Description Language was first introduced in 1984. Over the 20 year history of Verilog, every Verilog engineer has developed his own personal "bag of tricks" for coding with Verilog. These tricks enable modeling or verifying designs more easily and more accurately. Developing this bag of tricks is often based on years of trial and error. Through experience, engineers learn that one specific coding style works best in some circumstances, while in another situation, a different coding style is best. As with any high-level language, Verilog often provides engineers several ways to accomplish a specific task. Wouldn't it be wonderful if an engineer first learning Verilog could start with another engineer's bag of tricks, without having to go through years of trial and error to decide which style is best for which circumstance? That is where this book becomes an invaluable resource. The book presents dozens of Verilog tricks of the trade on how to best use the Verilog HDL for modeling designs at various level of abstraction, and for writing test benches to verify designs. The book not only shows the correct ways of using Verilog for different situations, it also presents alternate styles, and discusses the pros and cons of these styles.
  • Produktdetails
  • Verlag: Springer / Springer New York / Springer, Berlin
  • 2004
  • Seitenzahl: 272
  • Erscheinungstermin: 23. September 2004
  • Englisch
  • Abmessung: 241mm x 160mm x 20mm
  • Gewicht: 594g
  • ISBN-13: 9780387228341
  • ISBN-10: 0387228349
  • Artikelnr.: 13720222
Autorenporträt
Shivakumar S. Chonnad, Synopsys, Inc. IP & Systems Group,, Mountain View, CA, USA / Needamangalam B. Balachander, Synopsys, Inc. IP & Systems Group, Mountain View, CA, USA
Inhaltsangabe
Basic Verilog.- RTL Design.- Verification.- Miscellaneous.- Common Mistakes.- Verilog During Simulation Regressions.