The usage of FPGAs for the acceleration of Convolutional Neuronal Nets (CNNs) with OpenCL. Two alternatives for implementation (eBook, PDF)
Sofort per Download lieferbar
Statt: 17,95 €**
13,99 €
inkl. MwSt. und vom Verlag festgesetzt.
**Preis der gedruckten Ausgabe (Broschiertes Buch)
Alle Infos zum eBook verschenkenWeitere Ausgaben:
PAYBACK Punkte
0 °P sammeln!
**Preis der gedruckten Ausgabe (Broschiertes Buch)
Seminar paper from the year 2018 in the subject Engineering - Computer Engineering, grade: 1.0, University of Paderborn, language: English, abstract: Convolutional Neuronal Nets (CNNs) are state-of-the art Neuronal Networks, which are used in many fields like video analysis, face detection or image classification. Due to high requirements regarding computational resources and memory bandwidth, CNNs are mainly executed on special accelerator hardware which is more powerful and energy efficient than general purpose processors. This paper will give an overview of the usage of FPGAs for the accele...
Seminar paper from the year 2018 in the subject Engineering - Computer Engineering, grade: 1.0, University of Paderborn, language: English, abstract: Convolutional Neuronal Nets (CNNs) are state-of-the art Neuronal Networks, which are used in many fields like video analysis, face detection or image classification. Due to high requirements regarding computational resources and memory bandwidth, CNNs are mainly executed on special accelerator hardware which is more powerful and energy efficient than general purpose processors. This paper will give an overview of the usage of FPGAs for the acceleration of computation intensive CNNs with OpenCL, proposing two different implementation alternatives. The first approach is based on nested loops, which are inspired by the mathematical formula of multidimensional convolutions. The second strategy transforms the computational problem into a matrix multiplication problem on the fly. The approaches are followed by common optimization techniques used for FPGA designs based on high level synthesis (HLS). Afterwards, the proposed implementations are compared to a CNN implementation on an Intel Xeon CPU in order to demonstrate the advantages in terms of performance and energy efficiency.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Andere Kunden interessierten sich für
