Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Herstellerkennzeichnung
Die Herstellerinformationen sind derzeit nicht verfügbar.
Inhaltsangabe
Invited Talks.- Simulation vs. Formal: Absorb What Is Useful; Reject What Is Useless.- Scaling Commercial Verification to Larger Systems.- From Hardware Verification to Software Verification: Re-use and Re-learn.- Where Do Bugs Come from?.- HVC Award.- Symbolic Execution and Model Checking for Testing.- Hardware Verification.- On the Characterization of Until as a Fixed Point Under Clocked Semantics.- Reactivity in SystemC Transaction-Level Models.- Model Checking.- Verifying Parametrised Hardware Designs Via Counter Automata.- How Fast and Fat Is Your Probabilistic Model Checker? An Experimental Performance Comparison.- Dynamic Hardware Verification.- Constraint Patterns and Search Procedures for CP-Based Random Test Generation.- Using Virtual Coverage to Hit Hard-To-Reach Events.- Merging Formal and Testing.- Test Case Generation for Ultimately Periodic Paths.- Dynamic Testing Via Automata Learning.- Formal Verification for Software.- On the Architecture of System Verification Environments.- Exploiting Shared Structure in Software Verification Conditions.- Delayed Nondeterminism in Model Checking Embedded Systems Assembly Code.- A Complete Bounded Model Checking Algorithm for Pushdown Systems.- Software Testing.- Locating Regression Bugs.- The Advantages of Post-Link Code Coverage.- GenUTest: A Unit Test and Mock Aspect Generation Tool.
Invited Talks.- Simulation vs. Formal: Absorb What Is Useful; Reject What Is Useless.- Scaling Commercial Verification to Larger Systems.- From Hardware Verification to Software Verification: Re-use and Re-learn.- Where Do Bugs Come from?.- HVC Award.- Symbolic Execution and Model Checking for Testing.- Hardware Verification.- On the Characterization of Until as a Fixed Point Under Clocked Semantics.- Reactivity in SystemC Transaction-Level Models.- Model Checking.- Verifying Parametrised Hardware Designs Via Counter Automata.- How Fast and Fat Is Your Probabilistic Model Checker? An Experimental Performance Comparison.- Dynamic Hardware Verification.- Constraint Patterns and Search Procedures for CP-Based Random Test Generation.- Using Virtual Coverage to Hit Hard-To-Reach Events.- Merging Formal and Testing.- Test Case Generation for Ultimately Periodic Paths.- Dynamic Testing Via Automata Learning.- Formal Verification for Software.- On the Architecture of System Verification Environments.- Exploiting Shared Structure in Software Verification Conditions.- Delayed Nondeterminism in Model Checking Embedded Systems Assembly Code.- A Complete Bounded Model Checking Algorithm for Pushdown Systems.- Software Testing.- Locating Regression Bugs.- The Advantages of Post-Link Code Coverage.- GenUTest: A Unit Test and Mock Aspect Generation Tool.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826
