Andere Kunden interessierten sich auch für
![Static Timing Analysis for Nanometer Designs]( "Static Timing Analysis for Nanometer Designs")
Static Timing Analysis for Nanometer Designs112,99 €![Static Crosstalk-Noise Analysis]( "Static Crosstalk-Noise Analysis")
Static Crosstalk-Noise Analysis77,99 €![Analysis and Design of Resilient VLSI Circuits]( "Analysis and Design of Resilient VLSI Circuits")
Analysis and Design of Resilient VLSI Circuits112,99 €![Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs]( "Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs")
Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs75,99 €![CMOS Current-Mode Circuits for Data Communications]( "CMOS Current-Mode Circuits for Data Communications")
CMOS Current-Mode Circuits for Data Communications106,99 €![On and Off-Chip Crosstalk Avoidance in VLSI Design]( "On and Off-Chip Crosstalk Avoidance in VLSI Design")
On and Off-Chip Crosstalk Avoidance in VLSI Design112,99 €![Statistical Analysis and Optimization for Vlsi: Timing and Power]( "Statistical Analysis and Optimization for Vlsi: Timing and Power")
Statistical Analysis and Optimization for Vlsi: Timing and Power112,99 €
iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.