Andere Kunden interessierten sich auch für
![Unit Selection Speech Synthesis Using Simulated Annealing]( "Unit Selection Speech Synthesis Using Simulated Annealing")
Unit Selection Speech Synthesis Using Simulated Annealing38,99 €![Combined Use of Reinforcement Learning and Simulated Annealing]( "Combined Use of Reinforcement Learning and Simulated Annealing")
Combined Use of Reinforcement Learning and Simulated Annealing38,99 €![VLSI Placement and Global Routing Using Simulated Annealing]( "VLSI Placement and Global Routing Using Simulated Annealing")
VLSI Placement and Global Routing Using Simulated Annealing115,99 €![Anatomy of a Silicon Compiler]( "Anatomy of a Silicon Compiler")
Anatomy of a Silicon Compiler115,99 €![Xebra]( "Xebra")
Xebra26,99 €![Stochastic Global Optimization and Its Applications with Fuzzy Adaptive Simulated Annealing]( "Stochastic Global Optimization and Its Applications with Fuzzy Adaptive Simulated Annealing")
Stochastic Global Optimization and Its Applications with Fuzzy Adaptive Simulated Annealing127,99 €![Praktischer Übersetzerbau]( "Praktischer Übersetzerbau")
Praktischer Übersetzerbau49,95 €
A tool flow is presented for deriving accelerator
circuits on an FPGA
from ANSI C source code by exploring architecture
solutions that
conform to a preset template through scheduling and
mapping
algorithms. A case study carried out on simulated
annealing-based
scheduling software used for spacecraft systems is
explained. The goal
of the tool is the derivation of a design that
maximizes throughput
while minimizing footprint. Results obtained are
compared with a peer
C to RTL tool, a space-borne embedded processor and a
commodity
desktop processor for a variety of problems.
circuits on an FPGA
from ANSI C source code by exploring architecture
solutions that
conform to a preset template through scheduling and
mapping
algorithms. A case study carried out on simulated
annealing-based
scheduling software used for spacecraft systems is
explained. The goal
of the tool is the derivation of a design that
maximizes throughput
while minimizing footprint. Results obtained are
compared with a peer
C to RTL tool, a space-borne embedded processor and a
commodity
desktop processor for a variety of problems.