Andere Kunden interessierten sich auch für
![VLSI Design of Wavelet Transform: Analysis, Architecture, and Design Examples]( "VLSI Design of Wavelet Transform: Analysis, Architecture, and Design Examples")
VLSI Design of Wavelet Transform: Analysis, Architecture, and Design Examples90,99 €![Low-Power CMOS VLSI Circuit Design]( "Low-Power CMOS VLSI Circuit Design")
Low-Power CMOS VLSI Circuit Design182,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling75,99 €![Advanced Interconnects for ULSI Technology]( "Advanced Interconnects for ULSI Technology")
Advanced Interconnects for ULSI Technology225,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling77,99 €![Mixed-Signal Systems]( "Mixed-Signal Systems")
Mixed-Signal Systems170,99 €![Timing Optimization Through Clock Skew Scheduling]( "Timing Optimization Through Clock Skew Scheduling")
Timing Optimization Through Clock Skew Scheduling75,99 €
Improve your circuit-design potential with this expert guide to the devices and technology used in mixed analog-digital VLSI chips for such high-volume applications as hard-disk drives, wireless telephones, and consumer electronics. The book provides you with a critical understanding of device models, fabrication technology, and layout as they apply to mixed analog-digital circuits. You will learn about the many device-modeling requirements for analog work, as well as the pitfalls in models used today for computer simulators such as Spice. Also included is information on fabrication technologies developed specifically for mixed-signal VLSI chips, plus guidance on the layout of mixed analog-digital chips for a high degree of analog-device matching and minimum digital-to-analog interference. Filled with practical information, this first-of-its-kind book will help you grasp the nuances of mixed-signal VLSI-device models and layout that are crucial to the design of high-performance chips.