Effect of Underlap On Device Performance of GaN Based DG-MOSFET

Effect of Underlap On Device Performance of GaN Based DG-MOSFET

Versandfertig in 6-10 Tagen
24,99 €
inkl. MwSt.
PAYBACK Punkte
12 °P sammeln!
GaN based double gate (DG) metal oxide semiconductor field effect transistors (MOSFETs) with a gate length of 10 nm have been designed for the next generation logic applications. The sub-threshold slope (SS) and drain induced barrier lowering (DIBL) are 66.5 mV/decade and 30 mV/V, respectively. The length of gate underlap is varied from 1 to 4 nm. The underlap architectures exhibit better performance due to reduced capacitive coupling between the contacts (S-G and G-D) which minimize the short channel effects. To improve the figure of merits of the proposed device, source to gate (S-G) and gat...