Design of DPLL using CMOS Technology
Versandkostenfrei!
Versandfertig in 6-10 Tagen
24,99 €
inkl. MwSt.
PAYBACK Punkte
12 °P sammeln!
PLLs work by continuously adjusting a voltage or current-driven oscillator to match (lock onto) the phase and frequency of an input signal. A circuit called a phase comparator causes the VCO to seek and lock onto the desired frequency, which is set via a Voltage Controlled Oscillator. When the VCO frequency differs from the reference frequency, the phase comparator produces an error voltage. Digital Phase locked loop (DPLL) is one of the most important devices in almost all the electronic systems. This book introduces the design of DPLL using sub-micron 45nm CMOS technology and implemented usi...
PLLs work by continuously adjusting a voltage or current-driven oscillator to match (lock onto) the phase and frequency of an input signal. A circuit called a phase comparator causes the VCO to seek and lock onto the desired frequency, which is set via a Voltage Controlled Oscillator. When the VCO frequency differs from the reference frequency, the phase comparator produces an error voltage. Digital Phase locked loop (DPLL) is one of the most important devices in almost all the electronic systems. This book introduces the design of DPLL using sub-micron 45nm CMOS technology and implemented using microwind 3.1 software. The Software microwind 3.1 is used to design and simulate an integrated circuit at physical description level. The performance of DPLL is also observed for the different variable input frequencies and result is observed up to the mark. The lock range for the DPLL and lock time is was also observed as expected.
Andere Kunden interessierten sich für
