Circuit-Technology Co-Optimization of SRAM Design in Advanced CMOS Nodes

Circuit-Technology Co-Optimization of SRAM Design in Advanced CMOS Nodes

Versandkostenfrei!
Versandfertig in 6-10 Tagen
82,99 €
inkl. MwSt.
Weitere Ausgaben:
PAYBACK Punkte
41 °P sammeln!
Modern computing engines-CPUs, GPUs, and NPUs-require extensive SRAM for cache designs, driven by the increasing demand for higher density, performance, and energy efficiency. This book delves into two primary areas within ultra-scaled technology nodes: (1) advancing SRAM bitcell scaling and (2) exploring innovative subarray designs to enhance power-performance-area (PPA) metrics across technology nodes.The first part of the book utilizes a bottom-up design-technology co-optimization (DTCO) approach, employing a dedicated PPA simulation framework to evaluate and identify the most promising str...