-7%
113,95 €
Statt 122,99 €**
113,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar
57 °P sammeln
-7%
113,95 €
Statt 122,99 €**
113,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
57 °P sammeln
Als Download kaufen
Statt 122,99 €**
-7%
113,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar
57 °P sammeln
Jetzt verschenken
Statt 122,99 €**
-7%
113,95 €
inkl. MwSt.
**Preis der gedruckten Ausgabe (Gebundenes Buch)
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
57 °P sammeln
  • Format: PDF


Explains how to use low power design in an automated design flow, and examine the design time and performance trade-offs
Includes the latest tools and techniques for low power design applied in an ASIC design flow
Focuses on low power in an automated design methodology, a much neglected area

Produktbeschreibung
Explains how to use low power design in an automated design flow, and examine the design time and performance trade-offs

Includes the latest tools and techniques for low power design applied in an ASIC design flow

Focuses on low power in an automated design methodology, a much neglected area


Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

  • Produktdetails
  • Verlag: Springer-Verlag GmbH
  • Seitenzahl: 388
  • Erscheinungstermin: 23. Januar 2008
  • Englisch
  • ISBN-13: 9780387689531
  • Artikelnr.: 37287791
Autorenporträt
Until recently, ASIC designers have mostly focused on how to achieve the desired performance requirements, and the typical ASIC design flow pays limited attention to power. In comparison, some custom designs have significantly advanced techniques for low power, such as voltage islands, substrate biasing, and sleep mode power gating. Butt custom designed chips can achieve low power at the same performance compared to ASIC chips designed in an EDA flow. In Closing the POWER Gap between ASIC & Custom, the significance of different low power design approaches is explored in detail. This book covers how to use low power design approaches in an automated design flow, and examine the design time and performance trade-offs of low power design. After chapter which outline factors affecting the power consumption of ASIC and custom designs and explore how each factor can contribute to custom designs being lower power than ASICs, the book focuses on the latest tools and techniques for low power design that may be applied in an ASIC design flow.
Inhaltsangabe
Overview of the Factors Affecting the Power Consumption.- Pipelining to Reduce the Power.- Voltage Scaling.- Methodology to Optimize Energy of Computation for SOCs.- Linear Programming for Gate Sizing.- Linear Programming for Multi-Vth and Multi-Vdd Assignment.- Power Optimization using Multiple Supply Voltages.- Placement for Power Optimization.- Power Gating Design Automation.- Verification For Multiple Supply Voltage Designs.- Winning the Power Struggle in an Uncertain Era.- Pushing ASIC Performance in a Power Envelope.- Low Power ARM 1136JF-S Design.