41,95 €
41,95 €
inkl. MwSt.
Sofort per Download lieferbar
payback
21 °P sammeln
41,95 €
41,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
payback
21 °P sammeln
Als Download kaufen
41,95 €
inkl. MwSt.
Sofort per Download lieferbar
payback
21 °P sammeln
Jetzt verschenken
41,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
payback
21 °P sammeln
  • Format: PDF

Network on Chip (NoC) addresses the communication requirement of different nodes on System on Chip. The bio-inspired algorithms improve the bandwidth utilization, maximize the throughput and reduce the end-to-end latency and inter-flit arrival time. This book exclusively presents in-depth information regarding bio-inspired algorithms solving real world problems focussing on fault-tolerant algorithms inspired by the biological brain and implemented on NoC. It further documents the bio-inspired algorithms in general and more specifically, in the design of NoC. It gives an exhaustive review and…mehr

Produktbeschreibung
Network on Chip (NoC) addresses the communication requirement of different nodes on System on Chip. The bio-inspired algorithms improve the bandwidth utilization, maximize the throughput and reduce the end-to-end latency and inter-flit arrival time. This book exclusively presents in-depth information regarding bio-inspired algorithms solving real world problems focussing on fault-tolerant algorithms inspired by the biological brain and implemented on NoC. It further documents the bio-inspired algorithms in general and more specifically, in the design of NoC. It gives an exhaustive review and analysis of the NoC architectures developed during the last decade according to various parameters.

Key Features:

  • Covers bio-inspired solutions pertaining to Network-on-Chip (NoC) design solving real world examples
  • Includes bio-inspired NoC fault-tolerant algorithms with detail coding examples
  • Lists fault-tolerant algorithms with detailed examples
  • Reviews basic concepts of NoC
  • Discusses NoC architectures developed-to-date

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Autorenporträt
Dr. Muhammad Athar Javed Sethi is an Assistant Professor at the Department of Computer Systems Engineering, University of Engineering and Technology (UET), Peshawar, Pakistan. He received the Bachelor of Sciences in Computer Information Systems Engineering (honors) from the UET Peshawar, Pakistan in 2004. He had done Master of Sciences in Computer Systems Engineering from the same university in 2008. He completed his Ph.D. at Universiti Teknologi PETRONAS (UTP), Malaysia in Department of Electrical & Electronic Engineering in 2016. He was able to get different scholarships to pursue and continue his studies. Dr. Sethi got IEEE student best paper award in the year 2013 and a most downloaded paper award from Elsevier in consecutive two years 2016-2017 for two different papers. His research interests include network on chip (NoC), interconnection networks, computer architecture, and embedded systems. Dr. Sethi, has published numerous manuscripts in reputable Journals, Conferences and Books. Currently, he is also actively involved in technical program committees of various international conferences. He is serving as Associate Editor at EAI Endorsed Transactions on Context-aware Systems & Applications and at EAI Endorsed Transactions on Ambient Systems.