Andere Kunden interessierten sich auch für
![Error Control for Network-on-Chip Links]( "Error Control for Network-on-Chip Links")
Error Control for Network-on-Chip Links74,99 €![Low Power Interconnect Design]( "Low Power Interconnect Design")
Low Power Interconnect Design74,99 €![3D Integration for NoC-based SoC Architectures]( "3D Integration for NoC-based SoC Architectures")
3D Integration for NoC-based SoC Architectures81,99 €![Photonic Network-on-Chip Design]( "Photonic Network-on-Chip Design")
Photonic Network-on-Chip Design74,99 €![3D Integration for Noc-Based Soc Architectures]( "3D Integration for Noc-Based Soc Architectures")
3D Integration for Noc-Based Soc Architectures110,99 €![Variation Tolerant On-Chip Interconnects]( "Variation Tolerant On-Chip Interconnects")
Variation Tolerant On-Chip Interconnects75,99 €![Model-Based Design of Adaptive Embedded Systems]( "Model-Based Design of Adaptive Embedded Systems")
Model-Based Design of Adaptive Embedded Systems74,99 €
This book addresses reliability and energy efficiency of on-chip networks using cooperative error control. It describes an efficient way to construct an adaptive error control codec capable of tracking noise conditions and adjusting the error correction strength at runtime. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance.