Alle Infos zum eBook verschenken
- Format: PDF
- Merkliste
- Auf die Merkliste
- Bewerten Bewerten
- Teilen
- Produkt teilen
- Produkterinnerung
- Produkterinnerung
Hier können Sie sich einloggen
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by which sub-threshold and gate oxide leakage currents are generated. The authors present a comprehensive review of state-of-the-art dynamic, static supply and threshold voltage scaling techniques and discuss the pros and cons of supply and threshold voltage scaling techniques.
- Geräte: PC
- mit Kopierschutz
- eBook Hilfe
- Größe: 4.75MB
- James B. KuoLow-Voltage SOI CMOS VLSI Devices and Circuits (eBook, PDF)147,99 €
- Jean-Pierre DeschampsSynthesis of Arithmetic Circuits (eBook, PDF)166,99 €
- Christian C. EnzCharge-Based MOS Transistor Modeling (eBook, PDF)114,99 €
- Ban P. WongNano-CMOS Design for Manufacturability (eBook, PDF)117,99 €
- Kurt HoffmannSystem Integration (eBook, PDF)138,99 €
- Trond YtterdalDevice Modeling for Analog and RF CMOS Circuit Design (eBook, PDF)147,99 €
- Robert Bogdan StaszewskiAll-Digital Frequency Synthesizer in Deep-Submicron CMOS (eBook, PDF)152,99 €
-
-
-
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
- Produktdetails
- Verlag: John Wiley & Sons
- Seitenzahl: 242
- Erscheinungstermin: 30. August 2006
- Englisch
- ISBN-13: 9780470010242
- Artikelnr.: 37289529
- Verlag: John Wiley & Sons
- Seitenzahl: 242
- Erscheinungstermin: 30. August 2006
- Englisch
- ISBN-13: 9780470010242
- Artikelnr.: 37289529
Integrated Circuits. 1.2 Outline of the Book. 2 Sources of Power
Consumption in CMOS Integrated Circuits. 2.1 Dynamic Switching Power. 2.2
Leakage Power. 2.3 Short-Circuit Power. 2.4 Static DC Power. 3 Supply and
Threshold Voltage Scaling Techniques. 3.1 Dynamic Supply Voltage Scaling.
3.2 Multiple Supply Voltage CMOS. 3.3 Threshold Voltage Scaling. 3.4
Multiple Supply and Threshold Voltage CMOS. 3.5 Dynamic Supply and
Threshold Voltage Scaling. 3.6 Circuits with Multiple Voltage and Clock
Domains. 3.7 Chapter Summary. 4 Low Voltage Power Supplies. 4.1 Linear
DC-DC Converters. 4.2 Switched-Capacitor DC-DC Converters. 4.3 Switching
DC-DC Converters. 4.4 Chapter Summary. 5 Analysis of Buck Converters for
On-Chip Integration with a Dual Supply Voltage Microprocessor. 5.1 Circuit
Model of a Buck Converter. 5.2 Efficiency Analysis of a Buck Converter. 5.3
Simulation Results. 5.4 Chapter Summary. 6 Low Voltage Swing Monolithic
DC-DC Conversion. 6.1 Circuit Model of a Low Voltage Swing Buck Converter.
6.2 Low Voltage Swing Buck Converter Analysis. 6.3 Chapter Summary. 7 High
Input Voltage Step-Down DC-DC Converters for Integration in a Low Voltage
CMOS Process. 7.1 Cascode Bridge Circuits. 7.2 High Input Voltage
Monolithic Switching DC-DC Converters. 7.3 Chapter Summary. 8 Signal
Transfer in Integrated Circuits with Multiple Supply Voltages. 8.1 A High
Speed and Low Power Voltage Interface Circuit. 8.2 Voltage Interface
Circuit Simulation Results. 8.3 Experimental Results. 8.4 Chapter Summary.
9 Domino Logic with Variable Threshold Voltage Keeper. 9.1 Standard Domino
Logic Circuits. 9.2 Domino Logic with Variable Threshold Voltage Keeper.
9.3 Simulation Results. 9.4 Domino Logic with Forward and Reverse Body
Biased Keeper. 9.5 Chapter Summary. 10 Subthreshold Leakage Current
Characteristics of Dynamic Circuits. 10.1 State Dependent Subthreshold
Leakage Current Characteristics. 10.2 Noise Immunity. 10.3 Power and Delay
Characteristics in the Active Mode. 10.4 Dual Threshold Voltage CMOS
Technology. 10.5 Chapter Summary. 11 Sleep Switch Dual Threshold Voltage
Domino Logic with Reduced Standby Leakage Current. 11.1 Previously
Published Sleep Mode Circuit Techniques. 11.2 Dual Threshold Voltage Domino
Logic Employing Sleep Switches. 11.3 Simulation Results. 11.4 Noise
Immunity Compensation. 11.5 Chapter Summary. 12 Conclusions. Bibliography.
Index. About the Authors.
Integrated Circuits. 1.2 Outline of the Book. 2 Sources of Power
Consumption in CMOS Integrated Circuits. 2.1 Dynamic Switching Power. 2.2
Leakage Power. 2.3 Short-Circuit Power. 2.4 Static DC Power. 3 Supply and
Threshold Voltage Scaling Techniques. 3.1 Dynamic Supply Voltage Scaling.
3.2 Multiple Supply Voltage CMOS. 3.3 Threshold Voltage Scaling. 3.4
Multiple Supply and Threshold Voltage CMOS. 3.5 Dynamic Supply and
Threshold Voltage Scaling. 3.6 Circuits with Multiple Voltage and Clock
Domains. 3.7 Chapter Summary. 4 Low Voltage Power Supplies. 4.1 Linear
DC-DC Converters. 4.2 Switched-Capacitor DC-DC Converters. 4.3 Switching
DC-DC Converters. 4.4 Chapter Summary. 5 Analysis of Buck Converters for
On-Chip Integration with a Dual Supply Voltage Microprocessor. 5.1 Circuit
Model of a Buck Converter. 5.2 Efficiency Analysis of a Buck Converter. 5.3
Simulation Results. 5.4 Chapter Summary. 6 Low Voltage Swing Monolithic
DC-DC Conversion. 6.1 Circuit Model of a Low Voltage Swing Buck Converter.
6.2 Low Voltage Swing Buck Converter Analysis. 6.3 Chapter Summary. 7 High
Input Voltage Step-Down DC-DC Converters for Integration in a Low Voltage
CMOS Process. 7.1 Cascode Bridge Circuits. 7.2 High Input Voltage
Monolithic Switching DC-DC Converters. 7.3 Chapter Summary. 8 Signal
Transfer in Integrated Circuits with Multiple Supply Voltages. 8.1 A High
Speed and Low Power Voltage Interface Circuit. 8.2 Voltage Interface
Circuit Simulation Results. 8.3 Experimental Results. 8.4 Chapter Summary.
9 Domino Logic with Variable Threshold Voltage Keeper. 9.1 Standard Domino
Logic Circuits. 9.2 Domino Logic with Variable Threshold Voltage Keeper.
9.3 Simulation Results. 9.4 Domino Logic with Forward and Reverse Body
Biased Keeper. 9.5 Chapter Summary. 10 Subthreshold Leakage Current
Characteristics of Dynamic Circuits. 10.1 State Dependent Subthreshold
Leakage Current Characteristics. 10.2 Noise Immunity. 10.3 Power and Delay
Characteristics in the Active Mode. 10.4 Dual Threshold Voltage CMOS
Technology. 10.5 Chapter Summary. 11 Sleep Switch Dual Threshold Voltage
Domino Logic with Reduced Standby Leakage Current. 11.1 Previously
Published Sleep Mode Circuit Techniques. 11.2 Dual Threshold Voltage Domino
Logic Employing Sleep Switches. 11.3 Simulation Results. 11.4 Noise
Immunity Compensation. 11.5 Chapter Summary. 12 Conclusions. Bibliography.
Index. About the Authors.