Andere Kunden interessierten sich auch für
![Novel Algorithms for Fast Statistical Analysis of Scaled Circuits]( "Novel Algorithms for Fast Statistical Analysis of Scaled Circuits")
Novel Algorithms for Fast Statistical Analysis of Scaled Circuits74,99 €![Advances in Numerical Methods]( "Advances in Numerical Methods")
Advances in Numerical Methods119,99 €![Languages for Embedded Systems and Their Applications]( "Languages for Embedded Systems and Their Applications")
Languages for Embedded Systems and Their Applications111,99 €![Accelerating Test, Validation and Debug of High Speed Serial Interfaces]( "Accelerating Test, Validation and Debug of High Speed Serial Interfaces")
Accelerating Test, Validation and Debug of High Speed Serial Interfaces74,99 €![Advanced Memory Optimization Techniques for Low-Power Embedded Processors]( "Advanced Memory Optimization Techniques for Low-Power Embedded Processors")
Advanced Memory Optimization Techniques for Low-Power Embedded Processors74,99 €![Soft Errors in Modern Electronic Systems]( "Soft Errors in Modern Electronic Systems")
Soft Errors in Modern Electronic Systems110,99 €![Uml-B Specification for Proven Embedded Systems Design]( "Uml-B Specification for Proven Embedded Systems Design")
Uml-B Specification for Proven Embedded Systems Design183,99 €
This book presents novel solutions to problems of efficient statistical analysis of circuits in the nanometer regime. It draws on theories from a wide variety of scientific fields and applies them to parallel problems in numerous other fields.
As VLSI technology moves to the nanometer scale for transistor feature sizes, the impact of manufacturing imperfections result in large variations in the circuit performance. Traditional CAD tools are not well-equipped to handle this scenario, since they do not model this statistical nature of the circuit parameters and performances, or if they do, the existing techniques tend to be over-simplified or intractably slow. Novel Algorithms for Fast Statistical Analysis of Scaled Circuits draws upon ideas for attacking parallel problems in other technical fields, such as computational finance, machine learning and actuarial risk, and synthesizes them with innovative attacks for the problem domain of integrated circuits. The result is a set of novel solutions to problems of efficient statistical analysis of circuits in the nanometer regime.
As VLSI technology moves to the nanometer scale for transistor feature sizes, the impact of manufacturing imperfections result in large variations in the circuit performance. Traditional CAD tools are not well-equipped to handle this scenario, since they do not model this statistical nature of the circuit parameters and performances, or if they do, the existing techniques tend to be over-simplified or intractably slow. Novel Algorithms for Fast Statistical Analysis of Scaled Circuits draws upon ideas for attacking parallel problems in other technical fields, such as computational finance, machine learning and actuarial risk, and synthesizes them with innovative attacks for the problem domain of integrated circuits. The result is a set of novel solutions to problems of efficient statistical analysis of circuits in the nanometer regime.
The Statistical Blockade method proposed by Singhee and Rutenbar will make a significant impact on the design of next-generation digital integrated circuits. It has the potential to dramatically reduce simulation time compared to a traditional Monte Carlo approach. Their award winning work is well received by industry and has influenced research directions in academia. - Prof. Anantha Chandrakasan, MIT