

HIDEAKI TSUCHIYA | YOSHINARI KAMAKURA

Carrier Transport in Nanoscale MOS Transistors



WILEY

CARRIER TRANSPORT IN NANOSCALE MOS TRANSISTORS

CARRIER TRANSPORT IN NANOSCALE MOS TRANSISTORS

Hideaki Tsuchiya Yoshinari Kamakura



WILEY

This edition first published 2016 © 2016 John Wiley & Sons Singapore Pte. Ltd

Registered Office

John Wiley & Sons Singapore Pte. Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628.

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as expressly permitted by law, without either the prior written permission of the Publisher, or authorization through payment of the appropriate photocopy fee to the Copyright Clearance Center. Requests for permission should be addressed to the Publisher, John Wiley & Sons Singapore Pte. Ltd., 1 Fusionopolis Walk, #07-01 Solaris South Tower, Singapore 138628, tel: 65-66438000, fax: 65-66438008, email: enquiry@wiley.com.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The Publisher is not associated with any product or vendor mentioned in this book. This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloging-in-Publication data applied for

ISBN: 9781118871669

A catalogue record for this book is available from the British Library.

Set in 10/12pt Times by SPi Global, Pondicherry, India

1 2016

Contents

Preface			ix	
Acknowledgements			xi	
1	Eme	Emerging Technologies		
	1.1	Moore	e's Law and the Power Crisis	1
	1.2	Novel	Device Architectures	2
	1.3	High M	Mobility Channel Materials	5
	1.4	Two-E	Dimensional (2-D) Materials	7
	1.5	Atomi	stic Modeling	8
	Refe	erences		9
2	First-principles Calculations for Si Nanostructures			12
	2.1	Band S	Structure Calculations	12
		2.1.1	Si Ultrathin-body Structures	12
		2.1.2	Si Nanowires	17
		2.1.3	Strain Effects on Band Structures: From Bulk to Nanowire	20
	2.2	Tunne	ling Current Calculations Through Si/SiO ₂ /Si Structures	31
		2.2.1	Atomic Models of Si (001)/SiO ₂ /Si (001) Structures	32
		2.2.2	Current-voltage Characteristics	33
		2.2.3	SiO ₂ Thickness Dependences	35
	Refe	erences		38
3	Qua	si-balli	stic Transport in Si Nanoscale MOSFETs	41
	3.1	A Pict	ure of Quasi-ballistic Transport Simulated using	
		Quant	um-corrected Monte Carlo Simulation	41
		3.1.1	Device Structure and Simulation Method	42
		3.1.2	Scattering Rates for 3-D Electron Gas	44
		3.1.3	Ballistic Transport Limit	46
		3.1.4	Quasi-ballistic Transport	50
		3.1.5	Role of Elastic and Inelastic Phonon Scattering	51

	3.2	Multi-	sub-band Monte Carlo Simulation Considering Quantum	
		Confi	nement in Inversion Layers	55
		3.2.1	Scattering Rates for 2-D Electron Gas	56
		3.2.2	Increase in D _{ac} for SOI MOSFETs	58
		3.2.3	Simulated Electron Mobilities in Bulk Si and SOI MOSFETs	59
		3.2.4	Electrical Characteristics of Si DG-MOSFETs	61
	3.3	Extrac	tion of Quasi-ballistic Transport Parameters in Si DG-MOSFETs	64
		3.3.1	Backscattering Coefficient	64
		3.3.2	Current Drive	66
		3.3.3	Gate and Drain Bias Dependences	67
	3.4	Quasi	-ballistic Transport in Si Junctionless Transistors	69
		3.4.1	Device Structure and Simulation Conditions	70
		3.4.2	Influence of SR Scattering	71
		3.4.3	Influence of II Scattering	74
		3.4.4	Backscattering Coefficient	75
	3.5	Quasi	-ballistic Transport in GAA-Si Nanowire MOSFETs	76
		3.5.1	Device Structure and 3DMSB-MC Method	76
		3.5.2	Scattering Rates for 1-D Electron Gas	77
		3.5.3	$I_D - V_G$ Characteristics and Backscattering Coefficient	79
	Refe	erences		81
4	Pho	non Tra	ansport in Si Nanostructures	85
	4.1	Monte	Carlo Simulation Method	87
		1010000		• •
		4.1.1	Phonon Dispersion Model	87
		4.1.1 4.1.2	Phonon Dispersion Model Particle Simulation of Phonon Transport	87 88
		4.1.1 4.1.2 4.1.3	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering	87 88 89
	4.2	4.1.1 4.1.2 4.1.3 Simul	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity	87 88 89 91
	4.2	4.1.1 4.1.2 4.1.3 Simul 4.2.1	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon	87 88 89 91 91
	4.2	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films	87 88 89 91 91 94
	4.2	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires	87 88 89 91 91 94 98
	4.2	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect	87 88 89 91 91 94 98 100
	4.2 4.3	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices	87 88 89 91 91 94 98 100 102
	4.2 4.3	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method	87 88 89 91 91 94 98 100 102 102
	4.2 4.3	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure	87 88 89 91 91 94 98 100 102 102 103
	4.2	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure	87 88 89 91 91 94 98 100 102 102 103 106
	4.2 4.3 Refe	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure	87 88 89 91 91 94 98 100 102 102 103 106 109
5	4.2 4.3 Refe Car	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure	87 88 89 91 91 94 98 100 102 102 102 103 106 109 112
5	4.2 4.3 Refe Carr 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tra Quant	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure ansport in High-mobility MOSFETs um-corrected MC Simulation of High-mobility MOSFETs	87 88 89 91 91 94 98 100 102 102 102 103 106 109 112 112
5	4.2 4.3 Refe 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tra Quant 5.1.1	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure FinFET Structure ansport in High-mobility MOSFETs um-corrected MC Simulation of High-mobility MOSFETs Device Structure and Band Structures of Materials	87 88 89 91 91 94 98 100 102 102 103 106 109 112 112 112
5	4.2 4.3 Refe Carr 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tra Quant 5.1.1 5.1.2	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure FinFET Structure ansport in High-mobility MOSFETs Um-corrected MC Simulation of High-mobility MOSFETs Device Structure and Band Structures of Materials Band Parameters of Si, Ge, and III-V Semiconductors	 87 88 89 91 94 98 100 102 102 103 106 109 112 112 112 114
5	4.2 4.3 Refe Cart 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tr 5.1.1 5.1.2 5.1.3	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure ansport in High-mobility MOSFETs Device Structure and Band Structures of Materials Band Parameters of Si, Ge, and III-V Semiconductors Polar-optical Phonon (POP) Scattering in III-V Semiconductors	87 88 89 91 94 98 100 102 102 103 106 109 112 112 112 114 115
5	4.2 4.3 Refe Cart 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tr 5.1.1 5.1.2 5.1.3 5.1.4	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure FinFET Structure ansport in High-mobility MOSFETS um-corrected MC Simulation of High-mobility MOSFETs Device Structure and Band Structures of Materials Band Parameters of Si, Ge, and III-V Semiconductors Polar-optical Phonon (POP) Scattering in III-V Semiconductors Advantage of UTB Structure	87 88 89 91 94 98 100 102 102 102 103 106 109 112 112 112 112 114 115 116
5	4.2 4.3 Refe Car 5.1	4.1.1 4.1.2 4.1.3 Simul 4.2.1 4.2.2 4.2.3 4.2.4 Simul 4.3.1 4.3.2 4.3.3 erences rier Tra Quant 5.1.1 5.1.2 5.1.3 5.1.4 5.1.5	Phonon Dispersion Model Particle Simulation of Phonon Transport Free Flight and Scattering ation of Thermal Conductivity Thermal Conductivity of Bulk Silicon Thermal Conductivity of Silicon Thin Films Thermal conductivity of silicon nanowires Discussion on Boundary Scattering Effect ation of Heat Conduction in Devices Simulation Method Simple 1-D Structure FinFET Structure FinFET Structure ansport in High-mobility MOSFETS Device Structure and Band Structures of Materials Band Parameters of Si, Ge, and III-V Semiconductors Polar-optical Phonon (POP) Scattering in III-V Semiconductors Advantage of UTB Structure Drive Current of III-V, Ge and Si n-MOSFETS	87 88 89 91 91 94 98 100 102 102 102 102 103 106 109 112 112 112 112 112 114 115 116 119

	5.3	Wigner Monte Carlo (WMC) Method	125	
		5.3.1 Wigner Transport Formalism	126	
		5.3.2 Relation with Quantum-corrected MC Method	129	
		5.3.3 WMC Algorithm	131	
		5.3.4 Description of Higher-order Quantized Subbands	133	
		5.3.5 Application to Resonant-tunneling Diode	133	
	5.4	Quantum Transport Simulation of III-V n-MOSFETs with		
		Multi-subband WMC (MSB-WMC) Method	138	
		5.4.1 Device Structure	138	
		5.4.2 POP Scattering Rate for 2-D Electron Gas	139	
		5.4.3 $I_p - V_G$ Characteristics for InGaAs DG-MOSFETs	139	
		5.4.4 Channel Length Dependence of SDT Leakage Current	143	
		5.4.5 Effective Mass Dependence of Subthreshold Current Properties	144	
	Refe	prences	147	
6	Ato	nistic Simulations of Si, Ge and III-V Nanowire MOSFETs	151	
	6.1	Phonon-limited Electron Mobility in Si Nanowires	151	
		6.1.1 Band Structure Calculations	152	
		6.1.2 Electron-phonon Interaction	161	
		6.1.3 Electron Mobility	162	
	6.2	Comparison of Phonon-limited Electron Mobilities		
		between Si and Ge nanowires	168	
	6.3	Ballistic Performances of Si and InAs Nanowire MOSFETs	173	
		6.3.1 Band Structures	174	
		6.3.2 Top-of-the-barrier Model	174	
		6.3.3 $I_p - V_c$ Characteristics	177	
		6.3.4 Quantum Capacitances	178	
		6.3.5 Power-delay-product	179	
	6.4	Ballistic Performances of InSb, InAs, and GaSb Nanowire MOSFETs	181	
		6.4.1 Band Structures	182	
		6.4.2 $I_p - V_c$ Characteristics	182	
		6.4.3 Power-delay-product	186	
	App	endix A: Atomistic Poisson Equation	187	
	Appendix B: Analytical Expressions of Electron-phonon			
		Interaction Hamiltonian Matrices	188	
	Refe	erences	189	
7	2-D	Materials and Devices	191	
	7.1	2-D Materials	191	
		7.1.1 Fundamental Properties of Graphene, Silicene and Germanene	192	
		7.1.2 Features of 2-D Materials as an FET Channel	197	
	7.2	Graphene Nanostructures with a Bandgap	198	
		7.2.1 Armchair-edged Graphene Nanoribbons (A-GNRs)	199	
		7.2.2 Relaxation Effects of Edge Atoms	203	
		7.2.3 Electrical Properties of A-GNR-FETs Under Ballistic Transport	205	

	7.2.4	Bilayer Graphenes (BLGs)	209	
	7.2.5	Graphene Nanomeshes (GNMs)	214	
7.3	Influence of Bandgap Opening on Ballistic Electron Transport in			
	BLG a	and A-GNR-MOSFETs	215	
	7.3.1	Small Bandgap Regime	217	
	7.3.2	Large Bandgap Regime	219	
7.4	Silicer	ne, Germanene and Graphene Nanoribbons	221	
	7.4.1	Bandgap vs Ribbon Width	222	
	7.4.2	Comparison of Band Structures	222	
7.5	Ballis	tic MOSFETs with Silicene, Germanene and Graphene nanoribbons	223	
	7.5.1	$I_p - V_g$ Characteristics	223	
	7.5.2	Quantum Capacitances	224	
	7.5.3	Channel Charge Density and Average Electron Velocity	225	
	7.5.4	Source-drain Direct Tunneling (SDT)	226	
7.6	Electr	on Mobility Calculation for Graphene on Substrates	228	
	7.6.1	Band Structure	229	
	7.6.2	Scattering Mechanisms	229	
	7.6.3	Carrier Degeneracy	231	
	7.6.4	Electron Mobility Considering Surface Optical Phonon		
		Scattering of Substrates	232	
	7.6.5	Electron Mobility Considering Charged Impurity Scattering	234	
7.7	Germa	anane MOSFETs	236	
	7.7.1	Atomic Model for Germanane Nanoribbon Structure	237	
	7.7.2	Band Structure and Electron Effective Mass	238	
	7.7.3	Electron Mobility	240	
App	endix A	: Density-of-states for Carriers in Graphene	242	
Refe	erences		242	

Index

247

Preface

The device scaling concept, which can lead to increase in both switching speed and integrated density of MOSFETs with reasonable power consumption, has been the main guiding principle of the integrated device engineering over the past 40 years. It has been recognized, however, that conventional device scaling has confronted difficulties below the sub-100nm regime, owing to several physical and essential limitations directly related to device miniaturization. As a consequence, new device technologies to overcome these difficulties are highly required. A group of these new device technologies, called technology boosters, include high-*k* gate stack technologies, high carrier mobility channels, ultrathin-body structures, multigate structures, metal source/drain, and novel operating principles. The basic purpose of these technologies are to boost or improve specific device parameters, such as carrier velocity, gate leakage current, short-channel effects, subthreshold slope, and so on.

Given the large number of technology options mentioned above, physically based device simulations will play an important role in developing the most promising strategies for forthcoming nanometer era. In particular, most of the device architecture and material options are expected to affect the performance of MOSFETs through the band structure, the electrostatics and the scattering rates of carriers in the channel region. Therefore, microscopic or atomistic modeling is necessary to obtain a physical insight and to develop a quantitative description of the carrier transport in ultrascaled MOSFETs. In this context, this book aims to offer a thorough explanation of carrier transport modeling of nanoscale MOSFETs, covering topics from the atomistic band structure calculation to the most recent challenges targeting beyond the end of the International Technology Roadmap for Semiconductors (ITRS). We also focus on the roles of phonon transport in ultrascaled MOSFETs, which are getting a lot more attention lately as major thermal management challenges on the LSI chip.

As for the modeling methodology, we have highlighted the multi-subband Monte Carlo method because of some distinct advantages compared to other methods. Specifically, it provides us with the ability to explore all transport regimes, including diffusive, quasi-ballistic and even quantum transport (by applying a Wigner Monte Carlo technique) regimes, and also introduces new scattering mechanisms without increasing its computational resources. The physical interpretation of calculated results is intuitively comprehensible, owing to its particle description of the carrier transport. The dynamical equation of the Wigner function

(i.e. the Wigner transport equation) is very similar to the Boltzmann transport equation, except in the influence of the potential whose rapid space variations generate quantum mechanical effects. Furthermore, it coincides with the non-equilibrium Green's function formalism under a ballistic transport. We have illustrated the details of the Wigner Monte Carlo technique and its application to the quantum transport analysis of III-V MOSFETs in this book.

To go beyond the end of the ITRS roadmap, several alternative or innovative devices are being investigated, such as nanowires, carbon nanotubes, graphenes and tunnel-FETs. We have dealt with nanowires and some atomic layer 2-D materials related to graphene, and have discussed their performance potentials by comparisons with those of competitive MOSFETs composed of Si and III-V compound semiconductors.

This book was written for graduate students, engineers and scientists who are engaged in work on nanoscale electronic devices, and was designed to provide a deeper understanding of physical aspects of carrier transport in real electronic devices. Familiarity with quantum mechanics, basic semiconductor physics and electronics is assumed. After working through this book, students should be prepared to follow current device research, and to actively participate in developing future devices.

Hideaki Tsuchiya Yoshinari Kamakura

Acknowledgements

The authors would like to warmly thank several colleagues of the Nanostructure Electronics Laboratory at Kobe University and the Integrated Functional Devices Laboratory at Osaka University. In particular, we wish to thank Tanroku Miyoshi, Matsuto Ogawa, Satofumi Souma, and Kenji Sasaoka, all at Kobe University (Japan), and to thank Nobuya Mori at Osaka University (Japan), Shigeyasu Uno at Ritsumeikan University (Japan), Masashi Uematsu and Kohei Itho at Keio University (Japan), all of whom are members of the joint research project of JST/CREST. We also wish to thank Gennady Mil'nikov, Hideki Minari, Yoshihiro Yamada, Shunsuke Koba, Kentaro Kukita, Indra Nur Adissilo, and Shiro Kaneko, together with many students who spent time in our laboratories.

The authors are also indebted to several people for their encouragement and support in writing this book and/or their kind comments and suggestions in the course of our work. In particular, we wish to thank Karl Hess and Umberto Ravaioli at University of Illinois at Urbana-Champaign (USA), Shin'ichi Takagi, Toshiro Hiramoto and Akira Toriumi at University of Tokyo (Japan), Ken Uchida at Keio University (Japan), Philippe Dollfus at University of Paris-Sud, Orsay (France), Kenji Natori at Tokyo Institute of Technology (Japan), Takanobu Watanabe at Waseda University (Japan), Nobuyuki Sano at University of Tsukuba (Japan), David K. Ferry at Arizona State University (USA), Tomislav Suligoj at University of Zagreb (Croatia), David Esseni at University of Udine (Italy), Ming-Jer Chen at National Chiao Tung University (Taiwan), and Björn Fischer at Infinion Technology (Germany). Finally, H.T. is especially thankful to my parents, Shiro and Satsuki, who encouraged me to undertake writing this book during the hospitalization for my anti-cancer drug treatment at Japanese Red Cross Kobe Hospital, and took care of my two sons, Seiji and Satoshi. H.T. dedicates this book to my late wife, Naomi, with love.

1

Emerging Technologies

1.1 Moore's Law and the Power Crisis

Figure 1.1 shows the famous Moore's law for a metal-oxide-semiconductor field-effect transistor (MOSFET) integrated in an electronic logic circuit, which illustrates the annual variations in the number of transistors and in transistor size in a simple way. Since large-scale integrated (LSI) circuit technology was invented in the 1960s, the progress of miniaturization techniques based on scaling law has achieved significant advancement in the electronics industry, up to the present date. However, from the year around 2005, the increase in power consumption of LSI circuits has become a major problem. To succeed in the scaling law, not only the geometrical dimensions of MOSFET, a basic building block of LSI circuit, but also their power supply voltage, are required to be scaled down simultaneously. However, the power supply voltage has ceased to fall, at around 1V after 2005. There are various reasons for this – for example: to suppress characteristic variability among hundreds of millions of integrated MOSFETs; to cut wasteful power consumption in the off-state; to maintain highspeed performance, and so on. Consequently, LSI consumption power or, in terms of global influence, the total electrical power consumed by IT devices and systems all over the world, increases rapidly year by year.

The power consumption of a MOSFET is expressed by:

$$P = fC_{\text{load}}V_{\text{dd}}^2 + I_{\text{off}}V_{\text{dd}}$$
(1.1)

where f, C_{load} , V_{dd} and I_{off} represent the operating frequency, the load capacitance, the powersupply voltage, and the off-current, respectively. The first term on the right-hand side of Equation (1.1) corresponds to the power required to charge and discharge a MOS capacitor, (i.e., a consumed power at on-state), and the second term, consumed power at off-state. The ceasing to fall of V_{dd} , as mentioned above, has mainly induced the increase in consumed power at on-state. On the other hand, owing to the drain-induced barrier lowering (DIBL)

Carrier Transport in Nanoscale MOS Transistors, First Edition. Hideaki Tsuchiya and Yoshinari Kamakura. © 2016 John Wiley & Sons Singapore Pte. Ltd. Published 2016 by John Wiley & Sons Singapore Pte. Ltd.



Figure 1.1 Moore's law for a MOSFET integrated in a LSI.



Figure 1.2 Influences of DIBL on $I_D - V_G$ characteristics. DIBL degrades the subthreshold slope (SS) and then causes an exponential I_{off} increase.

phenomenon, which is caused by reduction of the gate electrostatic control over the channel with decreasing the channel length, I_{off} is beginning to increase exponentially, as shown in Figure 1.2. This leads to a drastic increase in consumed power at off-state – which, for instance, decreases the battery life of mobile devices such as smartphones and wearable appliances.

1.2 Novel Device Architectures

To reduce the off-state power consumption, novel structure MOSFETs that possess better gate electrostatic control to suppress DIBL have received a lot of attention [1.1]. The representative new device structures are shown in Figure 1.3. In 2012, the Intel Corporation released an announcement stating that they were starting to manufacture central processing units (CPUs)



Figure 1.3 Representative new device structures. (a) ultrathin-body (UTB) silicon-on-insulator (SOI) structure; (b) double-gate (DG) structure; (c) Fin or trigate structure; and (d) gate-all-around (GAA) nanowire structure.

constructed from FinFETs [1.2]. This was a landmark in the electronic industry, because a three-dimensional transistor has been commercialized for the first time since the planar type MOS transistor was invented in 1960. A GAA nanowire MOSFET, shown in Figure 1.3(d), is considered one of the ultimate structures of FinFETs and, therefore, globally active and competitive research has been promoted.

As seen in Figure 1.3, these new structure MOSFETs have an ultrathin Si channel sandwiched in between gate oxides or insulators of substrate. In particular, Si channels in FinFET and GAA nanowire MOSFET are completely surrounded by oxides. As a result, the Si channel thickness T_{si} fluctuates along a transport direction in atomic scale, as shown in Figure 1.4.

When T_{si} is thinner than a spatial extent of carrier's wave function, the T_{si} fluctuation produces spatial fluctuation of quantized sub-band along the transport direction, and thus leads to an additional scattering source for carriers. Consequently, the carrier mobility may seriously decrease in nanometer-scaled new structure MOSFETs. The influence of the T_{si} fluctuation was first investigated by H. Sakaki *et al.* experimentally and theoretically for GaAs/AlAs quantum well structures [1.3]. They found that the electron mobility reduces in proportion to the sixth power of quantum well thickness, which shows that the interface fluctuation scattering is the dominant scattering mechanism in thin quantum well structures.

For SOI-MOSFETs, K. Uchida *et al.* experimentally demonstrated that the same channel thickness dependence as for Sakaki's result is obtained for T_{si} s less than 3 nm, as shown in



Figure 1.4 Spatial fluctuation of Si channel thickness along transport direction, which emerges in ultrathin Si films with a nanometer thickness.



Figure 1.5 T_{si} dependence of electron mobility at 25 K [1.4]. T_{si}^{6} dependence is clearly observed for T_{si} s less than 3 nm.

Figure 1.5 [1.4]. Therefore, there are growing concerns about the degradation of the on-state device performance in new structure MOSFETs with a nanometer channel thickness. However, the role of the $T_{\rm Si}$ fluctuation under a quasi-ballistic transport, where scattering events inside the channel decrease to several times, has not yet been fully understood. To deeply understand it, we need to develop a device simulation technique considering quantum confinement and scattering effects at the atomic level. We will describe such a challenge in Chapter 3.

In addition to the scattering by the T_{si} fluctuation mentioned above, phonon scattering and impurity scattering also play an important role. In particular, intrinsic channels are likely adopted in novel structure MOSFETs and, thus, deep understanding of phonon scattering processes in ultrashort channel MOSFETs should be important. Carrier transport in this regime has been actively discussed in terms of the quasi-ballistic transport since K. Natori proposed the concept of ballistic MOSFET [1.5].

As for phonon scattering processes, interestingly, *inelastic phonon emission processes* can suppress carriers backscattering to the source and then promote ballistic transport, contrary to common sense, in the case of ultrashort-channel MOSFETs [1.6, 1.7]. This is considered to be

due to the fact that once a carrier has lost its kinetic energy by a few multiples of $k_B T$ (about 60 meV for silicon) via inelastic phonon emission processes, the carrier has little chance of returning to the source, due to the potential bottleneck barrier, and is eventually absorbed into the drain; thus, the ballisticity improves. We will discuss this subject in detail in the first half of Chapter 3.

The continued scaling of transistor dimensions and integrated density is causing major thermal management challenges on the LSI chip [1.8]. In particular, the novel structure MOSFETs have Si channels surrounded by the gate oxides and insulators, which have a lower thermal conductivity than Si [1.9]. Therefore, thermal energies generated in a device via optical phonon emission are readily accumulated inside the device, which might lead to degradation of the device performance. In Chapter 4, we will discuss phonon transport in Si nanostructures, to examine such a heat generation problem qualitatively.

1.3 High Mobility Channel Materials

The reduction of V_{dd} is essential to decrease on-state power consumption. Higher mobility channel materials can increase the on-current because the carrier's velocity becomes higher at the same V_{dd} , and thus they are expected to achieve equal or superior performance to Si MOSFETs under a lower V_{dd} operation [1.10], as shown in Figure 1.6.

The effective masses and mobilities of representative semiconductors are summarized in Table 1.1. Compared to Si, Ge has both a higher electron mobility and a higher hole mobility, while III-V compound semiconductors, that is, InP and $In_{0.53}Ga_{0.47}As$, have a significantly higher electron mobility. One of the important reminders is that the solid solubility of donors in III-V semiconductors is limited to less than, or comparable to, 2×10^{19} cm⁻³ [1.11]. Consequently, III-V MOSFETs generally exhibit a higher parasitic resistance in source and drain electrodes than Si MOSFETs do [1.12–1.15]. This also may lead to "source starvation" [1.12, 1.13], which cannot maintain a large flow of ballistic carriers heading in the channel, owing to the insufficient impurity scattering in the lightly doped source. We will discuss this subject in the first half of Chapter 5.

The higher mobilities of III-V semiconductors are mainly due to their lighter effective masses. But then, a lighter effective mass carrier has a larger tunneling probability through a



Figure 1.6 On-current increase due to high-mobility channel MOSFETs. They are expected to achieve a lower V_{44} operation than conventional Si MOSFETs.

Material		Si 0.19/0.98 (m ₁ /m ₁) 1600	Ge	InP	In _{0.53} Ga _{0.47} As	
electron	mass m_{e} (m ₀) mobility (cm ² /V · s)		$0.082/1.59 (m_t/m_1)$ 3900	0.082 5400	0.046 25 000	
hole	mass $m_{\rm hh}/m_{\rm lh}$ (m ₀) mobility (cm ² /V · s)	0.49/0.16 430	0.28/0.044 1900	0.45/0.12 200	0.51/0.22 450	

 Table 1.1
 Effective masses and mobilities of representative semiconductors.



Figure 1.7 (a) Tunneling probabilities calculated for Si and $In_{0.53}Ga_{0.47}As$ through a single potential barrier and (b) schematic of source-drain direct tunneling (SDT) at off-state.

finite potential barrier. Figure 1.7(a) shows the tunneling probabilities calculated for Si and $In_{0.53}Ga_{0.47}As$ through the potential barrier with 0.5 eV height and 6 nm width, which supposes an off-state of a sub-10 nm MOSFET. The effective masses were given as $m^* = 0.19 m_0$ for Si and 0.046 m_0 for $In_{0.53}Ga_{0.47}As$.

It is found that $In_{0.53}Ga_{0.47}As$ exhibits several orders of magnitude larger tunneling probability than Si. This phenomenon leads to a tunneling leakage current between source and drain electrodes at off-state, as shown in Figure 1.7(b). Therefore, this is called "source-drain direct tunneling (SDT)." SDT might be a major obstacle in downscaling III-V MOSFETs into the deca-nanometer or nanometer scale [1.16, 1.17]. We will discuss this subject in the second half of Chapter 5.

1.4 Two-Dimensional (2-D) Materials

Graphene, a one-atom-thick carbon sheet arranged in a honeycomb lattice [1.18], is known to exhibit the highest electron mobility of all presently-known materials and, therefore, its application to high-speed electronic devices is strongly anticipated. However, since graphene has no band gap, the electrical conduction cannot be fully switched off by tuning the gate voltage, which is necessary for digital applications. To open a band gap, several methods have been proposed, as shown in Figure 1.8. Graphene nanoribbon (Figure 1.8(a)) uses quantum confinement effect in its transverse direction, while bilayer graphene (Figure 1.8(b)) introduces symmetry breaking between two carbon layers via a vertical electric field or interaction between a graphene layer and its substrate.

Although these methods actually open a band gap in graphene, the characteristic linear dispersion relation is distorted and, furthermore, an effective mass appears in graphene nanoribbons. Accordingly, accurate consideration of the band structure is important in order to assess the device characteristics of semiconducting graphene devices.

Practical application of graphene devices require a reliable substrate, but the mobility in graphene on SiO_2 substrates is limited to 25 000 cm²/Vs [1.19–1.21]. The reason for this mobility reduction on SiO_2 substrates is considered to be the additional scattering mechanisms induced by the substrate, such as charged impurities, polar and non-polar surface optical phonons in the SiO_2 , and substrate surface roughness. On the other hand, a drastic improvement of the mobility to 140 000 cm²/Vs near the charge neutrality point was reported using a hexagonal boron nitride (h-BN) substrate [1.22]. Hence, h-BN substrate is expected to be suitable for graphene electronic devices. For practical design and analysis of graphene devices, we will need to consider the scattering from the substrates precisely.

The discovery of graphene, and the succeeding tremendous advancement in this field of research, have promoted the search for similar two-dimensional (2-D) materials composed of other group IV elements. The silicon or germanium equivalents of graphene are called silicene and germanene. A 2-D silicene has been successfully fabricated on (0001)-oriented thin films of zirconium diboride (ZrB_2), that were grown epitaxially on Si (111) wafers [1.23]. Theoretical simulations showed that silicene and germanene have no band gap, similar to graphene. On the other hand, 2-D materials such as silicane, germanane [1.24], MoS₂ [1.25, 1.26] and black phosphorus [1.27, 1.28] exhibit a band gap larger than about 1 eV, though they are monolayer-thick materials. These 2-D materials with a sufficiently large band gap may have advantages in the application to LSI devices over graphene-based materials. We will discuss the electronic properties of 2-D materials and their performance potentials as an FET channel in Chapter 7.



Figure 1.8 (a) Graphene nanoribbon; and (b) bilayer graphene to open a band gap.

1.5 Atomistic Modeling

As described in Section 1.2, Si UTB-SOI MOSFET, shown in Figure 1.3 (a) has better gate electrostatic control over the channel than conventional Si bulk MOSFET, and thus is expected to be immune to short-channel effects such as DIBL, and threshold voltage lowering with decreasing the channel length. Experimentally, extremely-scaled SOI-MOSFETs with Si channel thickness less than 1 nm have been fabricated, as shown in Figure 1.9(a) [1.29].

Currently, hydrogen termination of the channel is used in device modeling, as a compromise between efficiency and accuracy. However, in such atomic-scale dimensions, not only the quantum confinement effects, but also the roles of interfaces between the Si channel and the SiO₂ oxides, will be important to achieve good agreement with experimental results. Thus, state-of-the-art *ab initio* simulation techniques, such as a density-functional first-principles method [1.30], or a density-functional tight-binding method [1.31], where practical atomic structures are assumed for SiO₂ layers, as shown in Figure 1.9(b), have been applied to reveal large quantitative differences, in comparison with simulations of H-terminated Si film.

Furthermore, considering the sub-10nm technology node, GAA nanowire MOSFET with ideal gate electrostatic controllability is attracting a lot of attention. Figure 1.10 shows the schematic of GAA nanowire MOSFET constructed from a diamond crystal, where a square-shaped cross-section is assumed. In nanowire MOSFETs with the channel length shorter than 10nm, its cross-sectional dimensions are supposed to be less than 5 nm. Hence, the number of atoms in the cross-section becomes countable, as shown in Figure 1.10(a), (b) and (c).

Accordingly, the electronic states significantly depend on geometrical parameters such as wire orientation and cross-sectional dimension [1.32]. Moreover, not only electrons, but also phonons, are spatially confined to a nanometer scale [1.33, 1.34]. To deeply understand their behaviors, we need an atomistic device simulation technique based on a first-principles approach [1.35, 1.36], or a tight-binding approach [1.37, 1.38], if necessary coupled with phonon band structure calculation and electron-phonon interaction modeling [1.33, 1.34]. We will describe such a challenge in Chapters 2 and 6.



Figure 1.9 (a) Experimentally fabricated SOI-MOSFET with Si channel thickness of 0.7 nm, which corresponds to the 5-atomic-layer thickness of Si atoms [1.29]. (b) Example of SOI atomic structure used for *ab initio* simulations.



Figure 1.10 Schematic of GAA nanowire MOSFET constructed from a diamond crystal. As shown in the lower figures, when the cross-sectional dimensions are equal to or less than 5 nm, the number of atoms in the cross-section becomes countable, where the wire direction is (a) <100>-; (b) <110>-; and (c) <111>-orientations.

In summary, the introduction of new device structures and new channel materials are expected to improve the device performance of MOSFETs, without depending on conventional geometrical scaling. On the other hand, they can exhibit quite different features from conventional MOSFETs, because they are "new" technologies. Most of them are caused by quantum mechanical properties of carriers. In a sense, breaking the miniaturization limit of Si MOSFETs relies on the well-managed control of quantum mechanical effects and, therefore, the role of quantum mechanical simulation and atomistic analysis techniques will become more and more important than ever.

References

- [1.1] International Technology Roadmap for Semiconductors [http://www.itrs.net/].
- [1.2] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier *et al.* (2012). A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. 2012 Symposium on VLSI Technology, 131–132.
- [1.3] H. Sakaki, T. Noda, K. Hirakawa, M. Tanaka and T. Matsusue (Dec. 1987). Interface roughness scattering in GaAs/AlAs quantum wells. *Applied Physics Letters* 51(23), 1934–1936.
- [1.4] K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata and S. Takagi (2002). Experimental study on carrier transport mechanism in ultrathin-body SOI n- and p-MOSFETs with SOI thickness less than 5 nm. *IEDM Technical Digest* 47–50.
- [1.5] K. Natori (Oct. 1994). Ballistic metal-oxide-semiconductor field effect transistor. *Journal of Applied Physics* 76(8), 4879–4890.
- [1.6] K. Natori (July 2008). Ballistic/quasi-ballistic transport in nanoscale transistor. Applied Surface Science 254(19), 6194–6198.

- [1.7] H. Tsuchiya and S. Takagi (Sep. 2008). Influence of elastic and inelastic phonon scattering on the drive current of quasi-ballistic MOSFETs. *IEEE Transactions on Electron Devices* 55(9), 2397–2402.
- [1.8] J.A. Rowlette and K.E. Goodson (Jan. 2008). Fully coupled nonequilibrium electron-phonon transport in nanometer-scale silicon FETs. *IEEE Transactions on Electron Devices* 55(1), 220–232.
- [1.9] Y. Kamakura, I. N. Adisusilo, K. Kukita, G. Wakimura, S. Koba, H. Tsuchiya and N. Mori (2014). Coupled Monte Carlo simulation of transient electron-phonon transport in small FETs. *IEDM Technical Digest*, 176–179.
- [1.10] S. Takagi, R. Zhang, J. Suh, S.-H. Kim, M. Yokoyama, K. Nishi and M. Takenaka (May 2015). III-V/Ge channel MOS device technologies in nano CMOS era, *Japanese Journal of Applied Physics* 54, p. 06FA01.
- [1.11] M.V. Fischetti and S.E. Laux (Mar. 1991). Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structure – Part II: Submicrometer MOSFET's. *IEEE Transactions on Electron Devices* 38(3), 650–660.
- [1.12] M.V. Fischetti, L. Wang, B. Yu, C. Sachs, P.M. Asbeck, Y. Taur and M. Rodwell (2007). Simulation of electron transport in high-mobility MOSFETs: Density of states bottleneck and source starvation. *IEDM Technical Digest*, 109–112.
- [1.13] M.V. Fischetti, S. Jin, T.-W. Tang, P. Asbeck, Y. Taur, S.E. Laux, M. Rodwell and N. Sano (Jun. 2009). Scaling MOSFETs to 10 nm: Coulomb effects, source starvation and virtual source model. *Journal of Computational Electronics* 8(2), 60–77.
- [1.14] T. Mori, Y. Azuma, H. Tsuchiya and T. Miyoshi (Mar. 2008). Comparative study on drive current of III-V semiconductor, Ge and Si channel n-MOSFETs based on quantum-corrected Monte Carlo simulation. *IEEE Transactions on Nanotechnology* 7(2), 237–241.
- [1.15] H. Tsuchiya, A. Maenaka, T. Mori and Y. Azuma (Apr. 2010). Role of carrier transport in source and drain electrodes of high-mobility MOSFETs. *IEEE Electron Device Letters* 31(4), 365–367.
- [1.16] S.R. Mehrotra, S.G. Kim, T. Kubis, M. Povolotskyi, M.S. Lundstrom and G. Klimeck (July 2013). Engineering nanowire n-MOSFETs at Lg < 8 nm. IEEE Transactions on Electron Devices 60(7), 2171–2177.</p>
- [1.17] S. Koba, M. Ohmori, Y. Maegawa, H. Tsuchiya, Y. Kamakura, N. Mori and M. Ogawa (Feb. 2014). Channel length scaling limits of III-V channel MOSFETs governed by source-drain direct tunneling. *Japanese Journal* of Applied Physics 53, 04EC10.
- [1.18] K.S. Novoselov, A.K. Geim, S.V. Morozov, D. Jiang, Y. Zhang, S.V. Dubonos, I.V. Grigorieva and A. A. Firsov (Oct. 2004). Electric field effect in atomically thin carbon films, *Science* **306**, 666–669.
- [1.19] Y.-W. Tan, Y. Zhang, K. Bolotin, Y. Zhao, S. Adam, E.H. Hwang, S. Das Sarma, H.L. Stormer and P. Kim (Dec. 2007). Measurement of scattering rate and minimum conductivity in graphene. *Physical Review Letters* 99(24), p. 246803.
- [1.20] S. Cho and M.S. Fuhrer (Feb. 2008). Charge transport and inhomogeneity near the minimum conductivity point in graphene. *Physical Review B* 77(8), p. 081402(R).
- [1.21] J. Yan and M.S. Fuhrer (Nov. 2011). Correlated charged impurity scattering in graphene. *Physical Review Letters* 107(20), p. 206601.
- [1.22] C.R. Dean, A.F. Young, I. Meric, C. Lee, L. Wang, S. Sorgenfrei, K. Watanabe, T. Taniguchi, P. Kim, K.L. Shepard and J. Hone (Oct. 2010). Boron nitride substrates for high-quality graphene electronics. *Nature Nanotechnology* 5, 722–726.
- [1.23] A. Fleurence, R. Friedlein, T. Ozaki, H. Kawai, Y. Wang and Y. Yamada-Takamura (June 2012). Experimental evidence for epitaxial silicene on diboride thin films. *Physical Review Letters* 108(24), p. 245501.
- [1.24] E. Bianco, S. Butler, S. Jiang, O.D. Restrepo, W. Windl and J.E. Goldberger (Mar. 2013). Stability and exfoliation of germanane: A germanium graphane analogue. ACS Nano 7(5), 4414–4421.
- [1.25] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis (Mar. 2011). Single-layer MoS₂ transistors. *Nature Nanotechnology* 6, 147–150.
- [1.26] J. Kang, W. Liu and K. Banerjee (Mar. 2014). High-performance MoS2 transistors with low-resistance molybdenum contacts. *Applied Physics Letters* 104(9), p. 093106.
- [1.27] S.P. Koenig, R.A. Doganov, H. Schmidt, A.H. Castro Neto and B. Özyilmaz (Mar. 2014). Electric field effect in ultrathin black phosphorus. *Applied Physics Letters* 104(10), p. 103106.
- [1.28] A.N. Rudenko and M.I. Katsnelson (May 2014). Quasiparticle band structure and tight-binding model for single- and bilayer black phosphorus. *Physical Review B* 89(20), p. 201408(R).
- [1.29] K. Uchida, J. Koga and S. Takagi (2003). Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs – Coulomb scattering, volume inversion and δT_{sol}-induced scattering. *IEDM Technical Digest*, 805–808.

- [1.30] T. Hara, Y. Yamada, T. Maegawa and H. Tsuchiya (2008). Atomistic study on electronic properties of nanoscale SOI channels. *Journal of Physics: Conference Series* 109, 012012.
- [1.31] S. Markov, B. Aradi, C.-Y. Yam, H. Xie, T. Frauenheim and G. Chen (Mar. 2015). Atomic level modeling of extremely thin silicon-on-insulator MOSFETs including the silicon dioxide: Electronic structure. *IEEE Transactions on Electron Devices* 62(3), 696–704.
- [1.32] N. Neophytou and H. Kosina (Aug. 2011). Atomistic simulations of low-field mobility in Si nanowires: Influence of confinement and orientation. *Physical Review B* 84(8), p. 085313.
- [1.33] W. Zhang, C. Delerue, Y.-M. Niquet, G. Allan and E. Wang (Sep. 2010). Atomistic modeling of electronphonon coupling and transport properties in *n*-type [110] silicon nanowires. *Physical Review B* 82(11), p. 115319.
- [1.34] Y. Yamada, H. Tsuchiya and M. Ogawa (Mar. 2012). Atomistic modeling of electron-phonon interaction and electron mobility in Si nanowires. *Journal of Applied Physics* 111(6), p. 063720.
- [1.35] W. Kohn and L.J. Sham (Nov. 1965). Self-consistent equations including exchange and correlation effects. *Physical Review* 140(4A), A1133–A1138.
- [1.36] G. Kresse and J. Furthmüller (Oct. 1996). Efficient iterative schemes for *ab initio* total-energy calculation using a plane-wave basis set. *Physical Review B* 54(16), 11169–11186.
- [1.37] T.B. Boykin, G. Klimeck and F. Oyafuso (Mar. 2004). Valence band effective-mass expressions in the sp³d⁵s^{*} empirical tight-binding model applied to a Si and Ge parametrization. *Physical Review B* 69(11), p. 115201.
- [1.38] J.-M. Jancu, R. Scholz, F. Beltram and F. Bassani (Mar. 1998). Empirical *spds*^{*} tight-binding calculation for cubic semiconductors: General method and material parameters, *Physical Review B* 57(11), 6493–6507.

2

First-principles Calculations for Si Nanostructures

A knowledge of the band structure of a material is the first necessary step to understanding and predicting its electronic properties. With the recent advancement in semiconductor microfabrication technologies, novel device architectures, coupled with nano-structures such as ultrathin films and nanowires, have been proposed. The band structure plays a fundamental role in determining both the electrostatics and the dynamics of carriers in those nano-structures. In this chapter, the band structures computed for Si nano-structures using first-principle density-functional theory are presented, and atomistic effects in Si nano-structures are discussed.

2.1 Band Structure Calculations

2.1.1 Si Ultrathin-body Structures

With aggressively downscaling to a nanometer scale of the VLSI technology, ultrathin-body (UTB) structures of Si, such as silicon-on-insulator (SOI) and FinFETs, are getting a lot of attention because of their superior immunity to short channel effects. Experimentally, extremely-scaled SOI-MOSFETs with Si channel thickness less than 1 nm were fabricated as shown in Figure 2.1, and fundamental device operation was successfully reported [2.1]. In such atomic-scale dimensions, not only the quantum confinement effects, but also the roles of interfaces between Si channel and gate oxides will be important. We here present our atomistic investigation on electronic properties of SOI channels, based on a first-principles simulation.

Figure 2.2 shows the atomic structures used in the Si-UTB simulations, where we employed three types of spatial confinement [2.2]. The SiO₂ layers were assumed to be crystalline and placed onto the Si (001) surfaces without any defects – that is, the Si/SiO₂ interfaces are geometrically abrupt. To apply the supercell technique, vacuum layers with a sufficient thickness are included above and below the structures. We refer to (a) and (b) as the silicon-on-insulator (SOI) model, and (c) as the H-terminated model, respectively.

Carrier Transport in Nanoscale MOS Transistors, First Edition. Hideaki Tsuchiya and Yoshinari Kamakura. © 2016 John Wiley & Sons Singapore Pte. Ltd. Published 2016 by John Wiley & Sons Singapore Pte. Ltd.