

ESD Testing

FROM COMPONENTS TO SYSTEMS

STEVEN H. VOLDMAN

WILEY

ESD TESTING

ESD Series

ESD: Circuits and Devices, 2nd Edition June 2015

ESD: Analog Circuits and Design October 2014

Electrical Overstress (EOS): Devices, Circuits and Systems October 2013

ESD Basics: From Semiconductor Manufacturing to Product Use September 2012

ESD: Design and Synthesis March 2011

ESD: Failure Mechanisms and Models July 2009

Latchup December 2007

ESD: RF Technology and Circuits September 2006

ESD: Circuits and Devices November 2005

ESD Physics and Devices September 2004

ESD TESTING FROM COMPONENTS TO SYSTEMS

Steven H. Voldman

IEEE Fellow, New York, USA

WILEY

This edition first published 2017 © 2017 Wiley

Registered office

John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom

For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.

The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Library of Congress Cataloging-in-Publication Data

Names: Voldman, Steven H., author.
Title: ESD testing : from components to systems / Steven H. Voldman.
Other titles: Electrostatic discharge testing | ESD series.
Description: Chichester, UK ; Hoboken, NJ : John Wiley & Sons, 2016. | Series: ESD series | Includes bibliographical references and index.
Identifiers: LCCN 2016023736 (print) | LCCN 2016033086 (ebook) | ISBN 9780470511916 (cloth) | ISBN 9781118707142 (pdf) | ISBN 9781118707159 (epub)
Subjects: LCSH: Electronic circuits–Effect of radiation on. | Electronic apparatus and appliances–Testing. | Electric discharges–Detection. | Electric discharges–Measurement. | Electrostatics.
Classification: LCC TK7870.285 .V65 2016 (print) | LCC TK7870.285 (ebook) | DDC 621.3815/4–dc23

LC record available at https://lccn.loc.gov/2016023736

A catalogue record for this book is available from the British Library.

Set in 10/12pt, TimesLTStd by SPi Global, Chennai, India.

1 2017

To My Parents Carl and Blossom Voldman

Contents

Abou	it the Au	thor	xvii
Prefa	nce		xix
Ackr	Acknowledgments		xxiii
1	Introd	uction	1
1.1	Testing	for ESD, EMI, EOS, EMC, and Latchup	1
1.2	-	nent and System Level Testing	1
1.3	~	cation Testing	2
1.4	ESD S	tandards	3
	1.4.1		
		Methods (STMs)	3
	1.4.2		4
		Reproducibility	4
	1.4.4	8	4
		Round Robin Statistical Analysis – k-Statistics	5
	1.4.6	Round Robin Statistical Analysis – h-Statistics	6
1.5	-	nent Level Standards	6 7
1.6	System Level Standards		
1.7			7
1.8	Charac	terization Testing	8
	1.8.1	I I I I I I I I I I I I I I I I I I I	9
	1.8.2	-	9
	1.8.3	5	9
	1.8.4	Device Characterization Tests on Circuits	10
	1.8.5	Device Characterization Tests on Components	10
	1.8.6	System level Characterization on Components	11
	1.8.7	Testing to Standard Specification Levels	11
	1.8.8	Testing to Failure	11
1.9		ibrary Characterization and Qualification	12
1.10	ESD C	omponent Standards and Chip Architectures	12

	1.10.1	Relationship Between ESD Standard Pin Combinations and Failure	10
	1 10 2	Mechanisms	12
	1.10.2	Relationship Between ESD Standard Pin Combinations and Chip Architecture	13
1.11	Sustam		13
1.11	•	Level Characterization ry and Closing Comments	13
1.12	Problen		13
	Referen		14
	Referen		15
2	Human	Body Model	17
2.1	History	·	17
2.2	Scope		18
2.3	Purpose	;	18
2.4	Pulse W	Vaveform	18
2.5	Equival	ent Circuit	19
2.6	Test Eq	uipment	20
2.7	Test Sec	quence and Procedure	23
2.8	Failure	Mechanisms	25
2.9	HBM E	SD Current Paths	26
2.10	HBM E	SD Protection Circuit Solutions	28
2.11		te Test Methods	32
		HBM Split Fixture Testing	32
		HBM Sample Testing	33
		HBM Wafer Level ESD Testing	33
		HBM Test Extraction Across the Device Under Test (DUT)	33
2.12		wo-Pin Stress	34
		HBM Two-Pin Stress – Advantages	37
		HBM Two-Pin Stress – Pin Combinations	37
2.13		mall Step Stress	37
	2.13.1	1 0	38
	2.13.2	1 2	38
0.1.1	2.13.3		38
2.14		ry and Closing Comments	38
	Problem		39
	Referen	ces	39
3	Machin	e Model	43
3.1	History		43
3.2	Scope		43
3.3	Purpose		43
3.4		Vaveform	44
	3.4.1	Comparison of Machine Model (MM) and Human Body Model	
		(HBM) Pulse Waveform	44
3.5	Equival	ent Circuit	45
3.6	Test Equipment 4		

3.7	Test Sequence and Procedure	47
3.8	Failure Mechanisms	49
3.9	MM ESD Current Paths	49
3.10	MM ESD Protection Circuit Solutions	52
3.11	Alternate Test Methods	55
	3.11.1 Small Charge Model (SCM)	55
3.12	Machine Model to Human Body Model Ratio	57
3.13	Machine Model Status as an ESD Standard	58
3.14	Summary and Closing Comments	58
	Problems	59
	References	59
4	Charged Device Model (CDM)	61
4.1	History	61
4.2	Scope	61
4.3	Purpose	62
4.4	Pulse Waveform	62
	4.4.1 Charged Device Model Pulse Waveform	62
	4.4.2 Comparison of Charged Device Model (CDM) and Human Body	
	Model (HBM) Pulse Waveform	63
4.5	Equivalent Circuit	65
4.6	Test Equipment	65
4.7	Test Sequence and Procedure	67
4.8	Failure Mechanisms	69
4.9	CDM ESD Current Paths	70
4.10	CDM ESD Protection Circuit Solutions	72
4.11	Alternative Test Methods	74
	4.11.1 Alternative Test Methods – Socketed Device Model (SDM)	74
4.12	Charged Board Model (CBM)	75
	4.12.1 Comparison of Charged Board Model (CBM) and Charged Device	
	Model (CDM) Pulse Waveform	75
	4.12.2 Charged Board Model (CBM) as an ESD Standard	77
4.13	Summary and Closing Comments	77
	Problems	79
	References	80
5	Transmission Line Pulse (TLP) Testing	84
5.1	History	84
5.2	Scope	85
5.3	Purpose	85
5.4	Pulse Waveform	86
5.5	Equivalent Circuit	87
5.6	Test Equipment	88
	5.6.1 Current Source	90
	5.6.2 Time Domain Reflection (TDR)	90

	5.6.3	Time Domain Transmission (TDT)	91
	5.6.4	Time Domain Reflection and Transmission (TDRT)	91
	5.6.5	Commercial Transmission Line Pulse (TLP) Systems	92
5.7	Test Se	quence and Procedure	95
	5.7.1	TLP Pulse Analysis	96
	5.7.2	Measurement Window	96
	5.7.3	Measurement Analysis – TDR Voltage Waveform	96
	5.7.4	Measurement Analysis – Time Domain Reflection (TDR) Current	
		Waveform	97
	5.7.5	Measurement Analysis – Time Domain Reflection (TDR)	
		Current–Voltage Characteristic	98
5.8	TLP Pu	lsed I-V Characteristic	98
	5.8.1	TLP I–V Characteristic Key Parameters	99
	5.8.2	TLP Power Versus Time	99
	5.8.3	TLP Power Versus Time – Measurement Analysis	100
	5.8.4	TLP Power-to-Failure Versus Pulse Width Plot	100
5.9	Alterna	te Methods	101
	5.9.1	Long Duration TLP (LD-TLP)	101
	5.9.2	Long Duration TLP Time Domain	102
5.10	TLP-to	-HBM Ratio	104
	5.10.1	Comparison of Transmission Line Pulse (TLP) and Human Body	
		Model (HBM) Pulse Width	104
5.11	Summa	ry and Closing Comments	104
	Probler		104
	Referer	nces	105
6	Very Fa	ast Transmission Line Pulse (VF-TLP) Testing	108
6.1	History		108
6.2	Scope		108
6.3	Purpose		108
6.4	Pulse V	Vaveform	109
	6.4.1	Comparison of VF-TLP Versus TLP Waveform	110
6.5	Equival	ent Circuit	111
6.6	Test Eq	uipment Configuration	111
	6.6.1	Current Source	112
	6.6.2	Time Domain Reflection (TDR)	112
	6.6.3	Time Domain Transmission (TDT)	112
	6.6.4	Time Domain Reflection and Transmission (TDRT)	113
	6.6.5	Early VF-TLP Systems	114
	6.6.6	Commercial VF-TLP Test Systems	116
6.7	Test Se	quence and Procedure	117
	6.7.1	VF-TLP Pulse Analysis	118
	6.7.2	Measurement Window	118
	6.7.3	Measurement Analysis – VF-TLP Voltage Waveform	118
	6.7.4	Measurement Analysis – Time Domain Reflectometry (TDR) Current	
		Waveform	118

	6.7.5	Measurement Analysis – Time Domain Transmission (TDR)	
		Current–Voltage Characteristics	119
6.8	VF-TL	P Pulsed $I-V$ Characteristics	121
	6.8.1	VF-TLP Pulsed I–V Characteristic Key Parameters	121
	6.8.2	VF-TLP Power Versus Time Plot	122
	6.8.3	VF-TLP Power Versus Time – Measurement Analysis	123
	6.8.4	VF-TLP Power-to-Failure Versus Pulse Width Plot	123
	6.8.5	VF-TLP and TLP Power-to-Failure Plot	124
6.9	Alterna	ate Test Methods	124
	6.9.1	Radio Frequency (RF) VF-TLP Systems	124
	6.9.2	Ultrafast Transmission Line Pulse (UF-TLP)	125
6.10	Summ	ary and Closing Comments	125
	Proble	ms	128
	Refere	nces	128
7	IEC 6	1000-4-2	130
7.1	Histor	у	130
7.2	Scope		130
7.3	Purpos	se la	130
	7.3.1	Air Discharge	131
	7.3.2	Direct Contact Discharge	131
7.4	Pulse V	Waveform	131
	7.4.1	Pulse Waveform Equation	132
7.5	Equiva	lent Circuit	133
7.6	Test Ed	quipment	133
	7.6.1		134
	7.6.2		134
	7.6.3	ESD Guns – Standard Versus Discharge Module	135
	7.6.4	Human Body Model Versus IEC 61000-4-2	135
7.7	Test Se	equence and Procedure	135
7.8	Failure	e Mechanisms	137
7.9	IEC 61	000-4-2 ESD Current Paths	138
7.10	ESD P	rotection Circuitry Solutions	139
7.11	Alternative Test Methods		140
	7.11.1	Automotive ESD Standards	141
	7.11.2	Medical ESD Standards	142
	7.11.3	Avionic ESD Standard	143
	7.11.4	Military-Related ESD Standard	143
7.12	Summ	ary and Closing Comments	143
	Proble	ms	143
	Refere	nces	144
8	Huma	n Metal Model (HMM)	147
8.1	Histor	у	147
8.2	Scope		147
8.3	Purpos	se	148

8.4	Pulse Waveform	148	
	8.4.1 Pulse Waveform Equation	148	
8.5	Equivalent Circuit	149	
8.6	Test Equipment		
8.7	8.7 Test Configuration		
	8.7.1 Horizontal Configuration	151	
	8.7.2 Vertical Configuration	151	
	8.7.3 HMM Fixture Board	152	
8.8	Test Sequence and Procedure	153	
	8.8.1 Current Waveform Verification	154	
	8.8.2 Current Probe Verification Methodology	154	
	8.8.3 Current Probe Waveform Comparison	156	
8.9	Failure Mechanisms	157	
8.10	ESD Current Paths	158	
8.11	ESD Protection Circuit Solutions	158	
8.12	Summary and Closing Comments	160	
	Problems	160	
	References	161	
9	IEC 61000-4-5	163	
9.1	History	163	
9.2	Scope	164	
9.3	Purpose	164	
9.4	Pulse Waveform	165	
9.5	Equivalent Circuit		
9.6	Test Equipment	166	
9.7	Test Sequence and Procedure	168	
9.8	Failure Mechanisms	168	
9.9	IEC 61000-4-5 ESD Current Paths	170	
9.10	ESD Protection Circuit Solutions	170	
9.11	Alternate Test Methods	171	
9.12	Summary and Closing Comments	171	
	Problems	172	
	References	172	
10	Cable Discharge Event (CDE)	174	
10.1	History	174	
10.2	Scope	175	
10.3	Purpose	175	
10.4	Cable Discharge Event – Charging, Discharging, and Pulse Waveform	175	
	10.4.1 Charging Process	176	
	10.4.2 Discharging Process	176	
	10.4.3 Pulse Waveform	176	
4.0 -	10.4.4 Comparison of CDE and IEC 61000-4-2 Pulse Waveform	176	
10.5	Equivalent Circuit	178	
10.6	Test Equipment	179	
	10.6.1 Commercial Test Systems	179	

10.7	Test Measurement	180
	10.7.1 Measurement	180
	10.7.2 Measurement – Transmission Line Test Generators	180
	10.7.3 Measurement – Low-Impedance Transmission Line Waveform	181
	10.7.4 Schematic Capturing System Response to Reference Waveform	182
	10.7.5 Tapered Transmission Lines	185
	10.7.6 ESD Current Sensor	185
10.8	Test Procedure	185
10.9	Measurement of a Cable in Different Conditions	185
	10.9.1 Test System Configuration and Diagram	187
	10.9.2 Cable Configurations – Handheld Cable	189
	10.9.3 Cable Configuration – Taped to Ground Plane	191
	10.9.4 Cable Configurations – Pulse Analysis Summary	191
10.10	Transient Field Measurements	195
	10.10.1 Transient Field Measurement of Short-Length Cable Discharge	
	Events	195
	10.10.2 Antenna-Induced Voltages	195
	Telecommunication Cable Discharge Test System	195
	Cable Discharge Current Paths	200
10.13	Failure Mechanisms	200
	10.13.1 Cable Discharge Event Failure – Connector Failure	200
	10.13.2 Cable Discharge Event Failure – Printed Circuit Board	201
	10.13.3 Cable Discharge Event Failure – Semiconductor On-Chip	201
10.14	10.13.4 Cable Discharge Event (CDE)-Induced Latchup	201
10.14	Cable Discharge Event (CDE) Protection	201
	10.14.1 RJ-45 Connectors	202
	10.14.2 Printed Circuit Board Design Considerations	202
	10.14.3 ESD Circuitry 10.14.4 Cable Discharge Event (CDE) ESD Protection Validation	202 203
10.15	Alternative Test Methods	203
	Summary and Closing Comments	203
10.10	Problems	204
	References	204
11	Latchup	206
11.1	History	206
11.2	Purpose	208
11.3	Scope	209
11.4	Pulse Waveform	209
11.5	Equivalent Circuit	209
11.6	Test Equipment	209
11.7	Test Sequence and Procedure	211
11.8	Failure Mechanisms	215
11.9	Latchup Current Paths	216
11.10	Latchup Protection Solutions	216
	11.10.1 Latchup Protection Solutions – Semiconductor Process	219
	11.10.2 Latchup Protection Solutions – Design Layout	219

	11.10.3 Latchup Protection Solutions – Circuit Design	220
	11.10.4 Latchup Protection Solutions – System Level Design	221
11.11	Alternate Test Methods	222
	11.11.1 Photoemission Techniques – PICA–TLP	222
	11.11.2 Photoemission Techniques – CCD Method	224
11.12	Single Event Latchup (SEL) Test Methods	224
11.13	Summary and Closing Comments	224
	Problems	227
	References	227
12	Electrical Overstress (EOS)	230
12.1	History	230
12.2	Scope	232
12.3	Purpose	233
12.4	Pulse Waveform	233
12.5	Equivalent Circuit	233
12.6	Test Equipment	234
12.7	Test Procedure and Sequence	234
12.8	Failure Mechanisms	236
	12.8.1 Information Gathering	236
	12.8.2 Failure Verification	237
	12.8.3 Failure Site Identification and Localization	237
	12.8.4 Root Cause Determination	238
	12.8.5 Feedback of Root Cause	238
	12.8.6 Corrective Actions	238
	12.8.7 Documentation Reports	238
	12.8.8 Statistical Analysis, Record Retention, and Control	238
12.9	Electrical Overstress (EOS) Protection Circuit Solutions	240
12.10 Electrical Overstress (EOS) Testing – TLP Method and EOS		249
	12.10.1 Electrical Overstress (EOS) Testing – Long Duration Transmission	250
	<i>Line Pulse (LD-TLP) Method</i> 12.10.2 <i>Electrical Overstress (EOS) Testing – Transmission Line Pulse (TLP)</i>	250
	Method, EOS, and the Wunsch–Bell Model	250
	12.10.3 Electrical Overstress (EOS) Testing – Limitations of the Transmission	200
	Line Pulse (TLP) Method for the Evaluation of EOS for Systems	250
	12.10.4 Electrical Overstress (EOS) Testing – Electromagnetic Pulse (EMP)	251
12.11	Electrical Overstress (EOS) Testing – DC and Transient Latchup Testing	252
	Summary and Closing Comments	252
	Problems	252
	References	253
13	Electromagnetic Compatibility (EMC)	257
13.1	History	257
13.2	Purpose	258
13.3	Scope	258

13.4	Pulse Waveform		
13.5	Equivalent Circuit		
13.6	Test Equipment	259	
	13.6.1 Commercial Test System	259	
	13.6.2 Scanning Systems	260	
13.7	Test Procedures	261	
	13.7.1 ESD/EMC Scanning Test Procedure and Method	261	
13.8	Failure Mechanisms	261	
13.9	ESD/EMC Current Paths	263	
13.10	EMC Solutions	264	
13.11	Alternative Test Methods	266	
	13.11.1 Scanning Methodologies	266	
	13.11.2 Testing – Susceptibility and Vulnerability	266	
	13.11.3 EMC/ESD Scanning – Semiconductor Component and Populated		
	Printed Circuit Board	267	
13.12	EMC/ESD Product Evaluation – IC Prequalification	267	
	EMC/ESD Scanning Detection – Upset Evaluation	267	
	13.13.1 ESD/EMC Scanning Stimulus	267	
13.14	EMC/ESD Product Qualification Process	268	
	13.14.1 EMC/ESD Reproducibility	268	
	13.14.2 EMC/ESD Failure Threshold Mapping and Histogram	268	
	13.14.3 ESD Immunity Test – IC Level	268	
	13.14.4 ESD Immunity Test – ATE Stage	271	
13.15	Alternative ESD/EMC Scanning Methods	271	
	13.15.1 Alternative ESD/EMC Scanning Methods – Printed Circuit Board	271	
	13.15.2 Electromagnetic Interference (EMI) Emission Scanning Methodology	274	
	13.15.3 Radio Frequency (RF) Immunity Scanning Methodology	274	
	13.15.4 Resonance Scanning Methodology	275	
	13.15.5 Current Spreading Scanning Methodology	275	
13.16	Current Reconstruction Methodology	276	
	13.16.1 EOS and Residual Current	276	
	13.16.2 Printed Circuit Board (PCB) Trace Electromagnetic Emissions	276	
	13.16.3 Test Procedure and Sequence	277	
13.17	Printed Circuit Board (PCB) Design EMC Solutions	277	
13.18	Summary and Closing Comments	280	
	Problems	281	
	References	282	
A	Glossary of Terms	284	
В	Standards	288	
B.1	ESD Association	288	
B.2	International Organization of Standards	289	
B.3	IEC	289	
B.4	RTCA	289	

ndex		291
3.7	Airborne Standards and Lightning	290
3.6	Military Standards	289
3.5	Department of Defense	289

About the Author

Dr Steven H. Voldman is the first IEEE Fellow in the field of electrostatic discharge (ESD) for "Contributions in ESD protection in CMOS, Silicon on Insulator and Silicon Germanium Technology." He received his BS in Engineering Science from the University of Buffalo (1979); a first MS EE (1981) from Massachusetts Institute of Technology (MIT); a second degree EE Degree (Engineer Degree) from MIT; an MS Engineering Physics (1986); and a PhD in electrical engineering (EE) (1991) from University of Vermont under IBM's Resident Study Fellow program.

Voldman was a member of the semiconductor development of IBM for 25 years. He was a member of the IBM's Bipolar SRAM, CMOS DRAM, CMOS logic, Silicon on Insulator (SOI), 3D memory team, BiCMOS and Silicon Germanium, RF CMOS, RF SOI, smart power technology development, and image processing technology teams. In 2007, Voldman joined the Qimonda Corporation as a member of the DRAM development team, working on 70, 58, 48, and 32 nm CMOS DRAM technology. In 2008, Voldman worked as a full-time ESD consultant for Taiwan Semiconductor Manufacturing Corporation (TSMC) supporting ESD and latchup development for 45 nm CMOS technology and a member of the TSMC Standard Cell Development team in Hsinchu, Taiwan. In 2009–2011, Steve became a Senior Principal Engineer working for the Intersil Corporation working on analog, power, and RF applications in RF CMOS, RF Silicon Germanium, and SOI. In 2013–2014, Dr Voldman was a consultant for the Samsung Electronics Corporation in Dongtan, South Korea.

Dr Voldman was chairman of the SEMATECH ESD Working Group from 1995 to 2000. In his SEMATECH Working Group, the effort focused on ESD technology benchmarking, the first transmission line pulse (TLP) standard development team, strategic planning, and JEDEC-ESD Association standards harmonization of the human body model (HBM) Standard. From 2000 to 2013, as Chairman of the ESD Association Work Group on TLP and very-fast TLP (VF-TLP), his team was responsible for initiating the first standard practice and standards for TLP and VF-TLP. Steven Voldman has been a member of the ESD Association Board of Directors and Education Committee. He initiated the "ESD on Campus" program that was established to bring ESD lectures and interaction to university faculty and students internationally; the ESD on Campus program has reached over 40 universities in the United States, Korea, Singapore, Taiwan, Senegal, Malaysia, Philippines, Thailand, India, and China. Dr Voldman teaches short courses and tutorials on ESD, latchup, patenting, and invention.

He is a recipient of 258 issued US patents and has written over 150 technical papers in the area of ESD and CMOS latchup. Since 2007, he has served as an expert witness in patent litigation and has also founded a limited liability corporation (LLC) consulting business supporting

patents, patent writing, and patent litigation. In his LLC, Voldman served as an expert witness for cases on DRAM development, semiconductor development, integrated circuits, and ESD. He is presently writing patents for law firms. Steven Voldman provides tutorials and lectures on inventions, innovations, and patents in Malaysia, Sri Lanka, and the United States.

Dr Voldman also has written an article for *Scientific American* and is an author of the first book series on ESD, latchup, and EOS (nine books): *ESD: Physics and Devices; ESD: Circuits and Devices; ESD: RF Technology and Circuits; Latchup; ESD: Failure Mechanisms and Models; ESD: Design and Synthesis; ESD Basics: From Semiconductor Manufacturing to Product Use; Electrical Overstress (EOS): Devices, Circuits and Systems;* and *ESD: Analog Circuits and Design,* as well as a contributor to the book *Silicon Germanium: Technology, Modeling, and Design* and a chapter contributor to *Nanoelectronics: Nanowires, Molecular Electronics, and Nanodevices.* In addition, the International Chinese editions of book *ESD: Circuits and Devices; ESD: RF Technology and Circuits; ESD: Design and Synthesis;* and *ESD Basics: From Semiconductor Manufacturing to Product Use* are also released.

Preface

The book *ESD Testing: From Components to Systems* was targeted for the semiconductor process and device engineer, the circuit designer, the ESD/latchup test engineer, and the ESD engineer. In this book, a balance is established between the technology and testing.

The first goal of this book is to teach the ESD models used today. There are many ESD test models, and more types are being developed today and in the future.

The second goal is to show recent test systems and test standards. Significant change in both the test methodologies and issues are leading to proposal of new ESD models, introduction of new standards, and an impact on product diversity and product variety.

The third goal is to expose the reader to the growing number of new testing methodologies, concepts, and equipment. In this book, commercial test equipment is shown as an example to demonstrate the "state-of-the-art" of ESD testing. Significant progress has been made in recent years in ESD, EOS, and EMC.

The fourth goal, as previously done in the ESD book series, is to teach testing as an ESD design practice. ESD testing can be used as a design methodology or an ESD tool. ESD testing can lead to understanding of the fundamental practices of ESD design and the ESD design discipline. This practice uses ESD testing for "de-bugging" and diagnosis.

The fifth goal is to provide a book that can view the different test methods independently. Each chapter is independent so that the reader can study or read about a test model independent of the other test models.

The sixth goal is to provide a text where one can compare the interrelationship between one ESD model and another ESD model. In many cases, there is commonality between the test waveform, the test procedure, and even failure mechanisms.

The seventh goal is to provide a text structure similar to a standard or standard test method, but read easier than reading a standard document. The goal was also to reduce the level of details of the standard to simplify the understanding.

The book ESD Testing: From Components to Systems consists of the following:

Chapter 1 introduces the reader to fundamentals and concepts of the electrostatic discharge (ESD) models and issues.

Chapter 2 discusses the human body model (HBM). It discusses the purpose, scope, waveforms, test procedures, and test systems. In this chapter, both the wafer-level and

product-level test methodologies are discussed. This chapter includes HBM failure mechanisms to circuit solutions. Alternative test methodologies such as sampling and split fixture methods are reviewed.

- Chapter 3 discusses the machine model (MM). It discusses the purpose, scope, waveforms, test procedures, and test systems. In this chapter, both the wafer-level and product-level test methodologies are discussed. This chapter includes MM failure mechanisms to circuit solutions. Alternative test methodologies such as the small charge model (SCM) are discussed. In addition, correlation relations of HBM to MM ratio are analyzed and reviewed.
- Chapter 4 discusses the charged device model (CDM). It discusses the purpose, scope, waveforms, CDM test procedures, and CDM test systems. This chapter includes CDM failure mechanisms to circuit solutions to avoid CDM failures. Alternative test methodologies such as the socketed device model (SDM) and charged board model (CBM) are discussed.
- Chapter 5 discusses the transmission line pulse (TLP) methodology and its importance in the semiconductor industry and ESD development. It discusses the purpose, scope, waveforms, TLP pulsed *I–V* characteristics, TLP test procedures, and TLP test system configurations. TLP current source, time domain reflection (TDR), time domain transmission (TDT), and time domain reflection and transmission (TDRT) configurations is explained
- Chapter 6 discusses the very fast transmission line pulse (VF-TLP) methodology. It discusses the purpose, scope, waveforms, VF-TLP pulsed *I–V* characteristics, VF-TLP test procedures, and VF-TLP test system configurations. Alternative test methods such as ultra fast transmission line pulse (UF-TLP) are discussed.
- Chapter 7 discusses the system-level method, known as IEC 61000-4-2. It discusses the purpose, scope, IEC 61000-4-2 waveforms, IEC 61000-4-2 table configurations, and requirements. Failure mechanisms and circuit solutions to avoid failures are explained.
- Chapter 8 discusses the human metal model (HMM) method. The HMM model has many similarities to the system-level method, known as IEC 61000-4-2. It discusses the purpose, scope, waveforms, HMM table configurations, and requirements as well as the distinctions and commonality to the IEC 61000-4-2 test method.
- Chapter 9 discusses the system-level transient surge method, known as IEC 61000-4-5. It discusses the purpose, scope, IEC 61000-4-5 waveforms, IEC 61000-4-5 table configurations, and requirements. Failure mechanisms and circuit solutions to avoid failures are explained. The distinction from the IEC 61000-4-2 is highlighted.
- Chapter 10 discusses the cable discharge event (CDE) method. It discusses the purpose, scope, waveforms, cable configurations, and impact on the pulse event. Examples of cable-induced failures are given, as well as circuit- and system-level solutions to avoid chip and system failures.
- Chapter 11 discusses latchup. It addresses latchup testing, characterization, and design. It also addresses latchup test techniques for product-level testing. Technology benchmarking to ground rule development is also briefly discussed.
- Chapter 12 discusses electrical overstress (EOS). It focuses on electrical and thermal safe operating area (SOA) and how EOS occurs. It also focuses on how to distinguish latchup from EOS events.
- Chapter 13 discusses electromagnetic compatibility (EMC). It addresses ESD and EMC testing and characterization methods. It also serves as a brief introduction to this large subject matter.

Hopefully, the book covers the trends and directions of ESD testing discipline. Enjoy the text, and enjoy the subject of ESD testing.

> B"H Steven H. Voldman IEEE Fellow

Acknowledgments

I would like to thank the individuals who have helped me learn about experimental work, high current testing, high voltage testing, electrostatic discharge (ESD) testing, electrical overstress (EOS), and standards development. In the area of ESD, EOS, and latchup testing, I would like to thank for all the support received from SEMATECH, the ESD Association, and the JEDEC organizations.

I would like to thank the SEMATECH organization for allowing me to establish the SEMAT-ECH ESD Work Group: this work group initiated the ESD technology benchmarking test structures, the JEDEC-ESD Association collaboration on ESD standard development, alternate test methods, and most important, the initiation of the transmission line pulse (TLP) standard development.

I thank the ESD Association ESD Work Group (WG) standard committees for many years of discussion on standard developments and on human body model (HBM), machine model (MM), charged device model (CDM), cable discharge event (CDE), human metal model (HMM), TLP testing, and very fast transmission line pulse (VF-TLP) testing. I also thank the ESD Association Standards Development Work Group 5.5 TLP testing committee. We were very fortunate to have a highly talented and motivated team to rapidly initiate the TLP and VF-TLP documents for the semiconductor industry; this included for the development of the TLP and VF-TLP standards, which was a significant accomplishment that has influenced the direction of ESD testing. I am thankful to my colleagues Robert Ashton, Jon Barth, David Bennett, Mike Chaine, Horst Gieser, Evan Grund, Leo G. Henry, Mike Hopkins, Hugh Hyatt, Mark Kelly, Tom Meuse, Doug Miller, Scott Ward, Kathy Muhonen, Nathaniel Peachey, Jeff Dunihoo, Keichi Hasegawa, Jin Min, Yoon Huh, and Wei Huang. I am also thankful to Tze Wee Chen of Stanford University for discussions on the ultra-fast transmission line pulse (UF-TLP) testing.

I am grateful to the Oryx Instrument ESD test development team for years of ESD test support and the Thermo Fisher Scientific team of David Bennett, Mike Hopkins, Tom Meuse, Tricia Rakey, and Kim Baltier. My sincere thanks goes to Jon Barth of Barth Electronics for usage of the images of the Barth test equipment for this text; Keichi Hasegawa of Hanwa Electronics for the images of the Hanwa test equipment; Yoon Huh and Jin Min of Amber Precision Instruments for the scanning images and the test equipment; Wei Huang for the images of the ESDEMC test equipment; Jeff Dunnihoo of Pragma Design Inc for the current reconstruction method images; the HPPI corporation for images of its TLP test equipment; and Chris O'Connor of UTI Inc. for transient latchup analysis.

I would like to thank the JEDEC organization's ESD committee.

This work was supported by the institutions that allowed me to teach and lecture at conferences, symposiums, industry, and universities; this gave me the motivation to develop the texts. I would like to thank for the years of support and the opportunity to provide lectures, invited talks, and tutorials at the International Physical and Failure Analysis (IPFA) in Singapore, the Electrical Overstress/Electrostatic Discharge (EOS/ESD) Symposium, the International Reliability Physics Symposium (IRPS), and the Taiwan Electrostatic Discharge Conference (T-ESDC), International Conference on Solid State and Integrated Circuit Technology (ICSICT), and ASICON.

Finally, I am immensely thankful to the ESD Association office for the support in the area of publications, standards developments, and conference activities – Lisa, Christine, and Terry. I also thank the publisher and staff of John Wiley and Sons, for including the text *ESD Testing: From Components to Systems* as part of the ESD book series.

To my children, Aaron Samuel Voldman and Rachel Pesha Voldman, good luck to both of you in the future.

And Betsy H. Brown, for her support on this text ...

And of course, my parents, Carl and Blossom Voldman.

B"H Dr Steven H. Voldman IEEE Fellow

1

Introduction

1.1 Testing for ESD, EMI, EOS, EMC, and Latchup

In the electronics industry, testing of components and systems is a part of the process of qualifying and releasing products. Standards are established to provide methodology, process, and guidance to quantify the technology issue [1–14]. Testing is performed to evaluate the sensitivity and susceptibility of products to electric, magnetic, and electromagnetic events. These can be categorized into electrostatic discharge (ESD) [1–12], electrical overstress (EOS), electromagnetic interference (EMI), and electromagnetic compatibility (EMC) events, and latchup (Figure 1.1) [13]. In the electronic industry, tests and procedures have been established to quantify the influence of these events on components and systems associated with ESD, EOS, EMC, and latchup [15–24].

1.2 Component and System Level Testing

In the testing of electronics, different tests and procedures were established that tested components, and other tests for testing of systems. These tests have been established based on the environment that the components and systems experience in processing, assembly, shipping, to product use [1-24].

Figure 1.2 shows examples of component tests that are applied to wafer level, packaged and unpackaged products. Today, it is common to test semiconductor components for the following standards. These include the human body model (HBM) [1], machine model (MM) [2, 3], charged device model (CDM) [4, 5], to transmission line pulse (TLP) [6, 7], and very fast transmission line pulse (VF-TLP) [8, 9]. In the future chapters, these tests are discussed in depth.

Figure 1.3 shows examples of system level tests that are applied to systems to address the robustness to environments that the systems may experience in product use. For system level tests, it is now common to test for the IEC 61000-4-2 [10], human metal model (HMM) [11], IEC 61000-4-5 [12], and cable discharge events (CDE).

ESD Testing: From Components to Systems, First Edition. Steven H. Voldman. © 2017 John Wiley & Sons, Ltd. Published 2017 by John Wiley & Sons, Ltd.




Figure 1.1 ESD, EMI, EOS, and EMC




Figure 1.2 Component tests

1.3 Qualification Testing

Many of the tests are used for different purposes. Some electrical tests are established for characterization, whereas other tests have been established for qualification of components or systems. Qualification tests are performed to guarantee or insure quality and reliability in the system, or in the field. Figure 1.4 shows examples of qualification tests that are performed in the electronic industry. These qualification tests include standard practice (SP) documents, to standard test method (STM).




Figure 1.3 System level tests




Figure 1.4 Qualification testing

1.4 ESD Standards

In the development of these qualification processes, different types of documents and processes are established. In standards development, practices and processes are established for the quality, reliability, and release of products to customers.

1.4.1 Standard Development – Standard Practice (SP) and Standard Test Methods (STMs)

In the development of these qualification processes, a standard practice is established for testing of components and systems. A standard practice (SP) is a procedure or process that is established for testing. The document for the standard practice is called the standard practice (SP) document. A second practice is to establish an STM. The distinction between the standard practice (SP) and an STM is the STM procedure insures reproducibility and repeatability. In standards development, both standard practices (SP) and STM are established for the quality, reliability, and release of products to customers.

1.4.2 Repeatability

In STM development, repeatability is an important criterion in order to have a process elevate from a standard practice to an STM. It is important to know that if a test is performed, the experimental results are repeatable (Figure 1.5).

1.4.3 Reproducibility

In STM development, reproducibility is a second important criterion in order to have a process elevate from a standard practice (SP) to an STM. Reproducibility is key to verify that the experimental results can be reproduced (Figure 1.6).

1.4.4 Round Robin Testing

In order to determine if a standard practice can be elevated to an STM, reproducibility and repeatability are evaluated in a process known as Round Robin (RR) process. Statistical analysis is initiated to determine the success or failure of reproducibility and repeatability as part of the experimental methodology. RR is an interlaboratory test that can include measurement, analysis or performing an experiment. This process can include a number of




Figure 1.5 Repeatability and Reproducibility




Figure 1.6 SP to STM Process

independent scientists and independent laboratories. In the case of ESD and EOS testing, different commercial test equipment is used in the process. To assess the measurement system, the statistics of analysis of variance (ANOVA) random effects model is used.

1.4.5 Round Robin Statistical Analysis – k-Statistics

In the RR process, the within-laboratory consistency statistics is known as the k-statistics. The k-statistics is the quotient of the laboratory standard deviation and the mean standard deviation of all the laboratories. These can be visualized using Mandel statistics and Mandel plots. Mandel's k is an indicator of the precision compared to the pooled standard deviation across all groups. Mandel's k plot is represented by a bar graph (Figure 1.7).




Figure 1.7 Mandel k-statistics plot




Figure 1.8 Mandel *h*-statistics plot

1.4.6 Round Robin Statistical Analysis – h-Statistics

In the RR process, the between-laboratory consistency statistics is known as the h-statistics. The h-statistics is the ratio of the difference between the laboratory mean and the mean of all the laboratories, and the standard deviation of the means from all the laboratories. These can be visualized using Mandel statistics and Mandel plots. Mandel's statistics are traditionally plotted for interlaboratory study data, grouped by laboratory to give a graphical view of laboratory bias and precision. Mandel's h-plots are bar graphs around a zero axis (Figure 1.8).

1.5 Component Level Standards

Today, in the semiconductor industry, components are tested to the HBM, MM, and CDM [1–5]. These tests are traditionally done on packaged components. In these tests, the components are also unpowered. For the qualification of semiconductor components for over 20 years, the HBM, MM, and CDM tests were completed prior to shipping components to a customer or system developer. In addition, latchup qualification was required in the shipping of components since the 1980s time frame [13]. A new test of components includes the HMM test to evaluate the influence of the components on system level tests.

In the 1990s, TLP testing became popular and is now a common characterization practice in the semiconductor industry. TLP testing did not have an established methodology until the year 2003 [6]. TLP testing is performed on test structures, circuits, to components. This was followed by a second test method known as the VF-TLP testing method [8]. VF-TLP testing is also completed on test structures to components. These TLP tests can also be performed on systems.