THE INSULATED GATE BIPOLAR TRANSISTOR

IGBT

THEORY AND DESIGN

Vinod Kumar Khanna





A JOHN WILEY & SONS, INC., PUBLICATION

THE INSULATED GATE BIPOLAR TRANSISTOR

IGBT

THEORY AND DESIGN

IEEE Press 445 Hoes Lane Piscataway, NJ 08854

IEEE Press Editorial Board Stamatios V. Kartalopoulos, Editor in Chief

M. Akay J. B. Anderson R. J. Baker J. E. Brewer M. E. El-Hawary R. J. Herrick D. Kirk R. Leonardi M. S. Newman M. Padgett W. D. Reeve S. Tewksbury G. Zobrist

Kenneth Moore, Director of IEEE Press Catherine Faduska, Senior Acquisitions Editor John Griffin, Acquisitions Editor Christina Kuhnen, Associate Acquistions Editor THE INSULATED GATE BIPOLAR TRANSISTOR

IGBT

THEORY AND DESIGN

Vinod Kumar Khanna





A JOHN WILEY & SONS, INC., PUBLICATION

Copyright © 2003 by the Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, 978-750-8400, fax 978-750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, e-mail: permreq@wiley.com.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services please contact our Customer Care Department within the U.S. at 877-762-2974, outside the U.S. at 317-572-3993 or fax 317-572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print, however, may not be available in electronic format.

Library of Congress Cataloging-in-Publication Data:

Khanna, Vinod Kumar, 1952-

The Insulated gate bipolar transistor (IGBT): theory and design / Vinod Kumar Khanna. p. cm

"A Wiley-Interscience publication." Includes bibliographical references and index. ISBN 0-471-23845-7 (cloth) 1. Insulated gate bipolar transistor. I. Title.

TK971.96.B55K49 2003 621.3815'282---dc21

2003043251

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

To my daughter, Aloka, and my wife, Amita My mother, Smt. Pushpa Khanna, and my father, Shri Amarnath Khanna This page intentionally left blank

CONTENTS

Preface			xv
1	Power Device Evolution and the Advent of IGBT		1
	1.1	Introductory Background / 1	
	1.2	Insulated Gate Bipolar Transistor / 5	
	1.3	Advantages and Shortcomings of IGBT / 8	
	1.4	IGBT Structure and Fabrication / 12	
	1.5	Equivalent Circuit Representations / 14	
	1.6	Principle of Operation and Charge-Control Phenomena / 16	
	1.7	Circuit Modeling / 17	
	1.8	Packaging Options for IGBTs / 22	
	1.9	Handling Precautions of IGBTs / 23	
	1.10	IGBT Gate Driving Circuits / 23	
	1.11	IGBT Protection / 26	
	1.12	Summary and Trends / 27	
	Review Exercises / 28		
	References / 29		
2	IGBT	Fundamentals and Status Review	35
	2.1	Device Structures / 35	
	2.2	Device Operational Modes / 46	
	2.3	Static Characteristics of IGBT / 50	
	2.4	Switching Behavior of IGBT / 55	
	2.5	Safe Operating Area (SOA) / 77	

- 2.6 High-Temperature Operation / 83
- 2.7 Radiation Effects / 85

- 2.8 Trench-Gate IGBT and Injection-Enhanced IGBT (IEGT) / 86
- 2.9 Self-Clamped IGBT / 89
- 2.10 Ratings and Applications of IGBT / 90
- 2.11 Summary and Trends / 94

Review Exercises / 95

References / 97

3 MOS Components of IGBT

- 3.1 General Considerations / 101
- 3.2 MOS Structure Analysis and Threshold Voltage / 107
- 3.3 Current-Voltage Characteristics of MOSFET; Transconductance and Drain Resistance / 119
- 3.4 ON-Resistance Model of DMOSFET and UMOSFET / 123
- 3.5 MOSFET Equivalent Circuit and Switching Times / 130
- 3.6 Safe Operating Area (SOA) / 134
- 3.7 Neutron and Gamma-Ray Damage Effects / 134
- 3.8 Thermal Behavior of MOSFET / 136
- 3.9 DMOSFET Cell Windows and Topological Designs / 138
- 3.10 Summary and Trends / 138

Review Exercises / 139

References / 140

- Appendix 3.1: Derivation of Eqs. (3.2a) and (3.2b) / 141
- Appendix 3.2: Derivation of Eq. (3.7) / 142
- Appendix 3.3: Derivation of the Equations for Bulk Semiconductor Potential ψ_B and the Surface Charge Q_s at the Point of Transition into Strong Inversion / 146
- Appendix 3.4: Derivation of Eqs. (3.33)-(3.36) / 147
- Appendix 3.5: Derivation of Eq. (3.39) / 150
- Appendix 3.6: Derivation of Eq. (3.49) / 152

4 Bipolar Components of IGBT

- 4.1 PN Junction Diode / 155
- 4.2 P-I-N Rectifier / 172
- 4.3 Bipolar Junction Transistor / 180

101

- 4.4 Thyristor / 189
- 4.5 Junction Field-Effect Transistor (JFET) / 198
- 4.6 Summarizing Remarks / 198

Review Exercises / 198

References / 200

- Appendix 4.1 Drift and Diffusion Current Densities / 201
- Appendix 4.2 Einstein's Equation / 204
- Appendix 4.3 Continuity Equation and Its Solution / 206
- Appendix 4.4 Solution of the Continuity Equation (4.41) / 209
- Appendix 4.5 Derivation of Eq. (4.50) / 212
- Appendix 4.6 Derivation of Current Density Equations (4.55) and (4.56) / 217
- Appendix 4.7 Transistor Terminal Currents [Eqs. (4.57) and (4.58)] / 220
- Appendix 4.8 Common-Base Current Gain α_T [Eq. (4.63)] / 225

5 Physics and Modeling of IGBT

- 5.1 PIN Rectifier-DMOSFET Model of IGBT / 230
- 5.2 Bipolar Transistor-DMOSFET Model of IGBT by Extension of PIN Rectifier-DMOSFET Model / 241
- 5.3 Bipolar Transistor-DMOSFET Model of IGBT with Device-Circuit Interactions / 251
- 5.4 Concluding Comments / 280

Review Exercises / 281

References / 283

- Appendix 5.1 Solution of Eq. (5.8) / 285
- Appendix 5.2 Derivation of Eqs. (5.33) and (5.34) / 286
- Appendix 5.3 Derivation of Eq. (5.35) / 288
- Appendix 5.4 Derivation of Eq. (5.38) [Solution of Eq. (5.35)] / 289
- Appendix 5.5 Derivation of Eqs. (5.40)–(5.42) / 290
- Appendix 5.6 Derivation of Eq. (5.44) / 293
- Appendix 5.7 Derivation of Eqs. (5.81) and Construction of Equivalent Conductive Network for 1-D Linear Element / 297

X CONTENTS

6 Latchup of Parasitic Thyristor in IGBT

- 6.1 Introduction / 303
- 6.2 Static Latching / 306
- 6.3 Dynamic Latching / 308
- 6.4 Latching Prevention Measures / 317
- 6.5 Latching Current Density of Trench-Gate IGBT / 340

6.6 Summarizing Remarks / 342

Review Exercises / 342

References / 344

Appendix 6.1 Equation (6.15) / 345

Appendix 6.2 Equation (6.20) / 347

7 Design Considerations of IGBT Unit Cell

349

- 7.1 Semiconductor Selection and Vertical Structure Design / 349
- 7.2 IGBT Design by Analytical Calculations and Numerical Simulations / 362
- 7.3 Optimization of N-Buffer Layer Structure / 381
- 7.4 Field Ring and Field Plate Termination Design / 385
- 7.5 Surface Ion-Implanted Edge Termination / 394
- Reduced Surface Electric Field (RESURF) Concept for Breakdown Voltage Enhancement in Lateral IGBT / 395
- 7.7 Concluding Comments / 398

Review Exercises / 399

References / 400

- Appendix 7.1 Multiplication Coefficient M / 402
- Appendix 7.2 V_{BR} Equation / 403
- Appendix 7.3 Avalanche Breakdown Voltage (V_B) / 404
- Appendix 7.4 Punchthrough Voltage (V_{PT}) / 406
- Appendix 7.5 BV_{CYL}/BV_{PP} Equation / 406

8 IGBT Process Design and Fabrication Technology 411

- 8.1 Process Sequence Definition / 412
- 8.2 Unit Process Steps / 428
- 8.3 Process Integration and Simulation / 443

Review Exercises / 450 References / 452 Appendix 8.1 Thermal Oxidation of Silicon / 453 Appendix 8.2 Derivation of Eqs. (8.3)-(8.5) / 458

9 Power IGBT Modules

- 9.1 Paralleling IGBTs, and Integration of Logic Circuits with Power Components / 465
- 9.2 Power Module Technologies / 470
- 9.3 Isolation Techniques / 475
- 9.4 Integrable Devices: Bipolar, CMOS, DMOS (BCD), and IGBT / 478
- 9.5 Power IGBT Driving, Temperature Sensing, and Protection / 479
- 9.6 Parasitic Components of IGBT Module Package / 482
- 9.7 Flat-Packaged IGBT Modules / 484
- 9.8 Desirable Features and Reliability of IGBT Modules / 486
- 9.9 Module Heat Sinks and Cooling / 489
- 9.10 Material Requirements for High-Power IGBT Modules / 490
- 9.11 State-of-the-Art and Trends / 491

Review Exercises / 495

References / 496

10 Novel IGBT Design Concepts, Structural Innovations, and Emerging Technologies

- 10.1 Trade-Off Between ON-State Voltage Drop and Switching Losses / 499
- 10.2 Parallel and Coupled PIN Diode-PNP Transistor Model of Carrier Distribution in the ON State of Trench IGBT / 502
- 10.3 Non-Self-Aligned Trench IGBT for Superior ON-State Performance / 505
- 10.4 Dynamic N-Buffer Insulated Gate Bipolar Transistor (DB-IGBT) / 505
- 10.5 Lateral IGBT with Reverse Blocking Capability / 509

- 10.6 Lateral IGBT with High-Temperature Latchup Immunity / 511
- Self-Aligned Sidewall-Implanted N⁺-Emitter Lateral IGBT (Si-LIGBT) with High Latchup Current Capability / 512
- 10.8 Improved LIGBT Structure for Larger FBSOA / 513
- 10.9 Lateral IGBT with Integrated Current Sensor / 514
- 10.10 Dielectrically Isolated Fast LIGBTs / 515
- 10.11 Lateral IGBT in Thin Silicon-on-Insulator (SOI) Substrate / 516
- 10.12 Lateral Trench-Gate Bipolar Transistor (LTGBT) for Improved Latchup Characteristics / 517
- 10.13 Trench Planar Insulated Gate Bipolar Transistor (TPIGBT) / 518
- 10.14 Clustered Insulated Gate Bipolar Transistor in Homogeneous Base Technology (HB-CIGBT) / 520
- 10.15 Trench Clustered Insulated Gate Bipolar Transistor (TCIGBT) / 522
- 10.16 Double-Gate Injection-Enhanced Gate Transistor (DG-IEGT) / 523
- 10.17 SiC IGBTs / 525
- 10.18 Summary and Trends / 527
- Review Exercises / 527
- References / 529
- Appendix 10.1 Electron Current at the Collector Junction / 530
- Appendix 10.2 Transient Base Stored Charge $Q_{\text{base}}(t)$ / 531
- Appendix 10.3 Depletion Width in the Presence of Mobile Carrier Concentration / 532
- Appendix 10.4 Modulated Base Resistance (R_b) / 533
- Appendix 10.5 ON-State Voltage Drop Due to Recombination in the End Regions of the PIN Diode in the IGBT / 534
- Appendix 10.6 Energy Loss / 535
- Appendix 10.7 Excess Carrier Concentration p_w in the N⁻ Base of TIGBT at the Emitter End / 536
- Appendix 10.8 ON-State Voltage Drop Across the N $^-$ Base of IGBT / 542

11 IGBT Circuit Applications

- 11.1 DC-to-DC Conversion / 545
- 11.2 DC-to-AC Inversion / 558

11.3 AC-to-DC Conversion / 570

11.4 Soft-Switching Converters / 575

11.5 IGBT Circuit Simulation / 587

11.6 Applications of IGBT Converters / 592

11.7 Summarizing Remarks / 604

Review Exercises / 605

References / 607

Index

609

About the Author

This page intentionally left blank