Multi-voltage CMOS Circuit Design

Volkan Kursun University of Wisconsin-Madison, USA

Eby G. Friedman University of Rochester, USA



John Wiley & Sons, Ltd

Multi-voltage CMOS Circuit Design

Multi-voltage CMOS Circuit Design

Volkan Kursun University of Wisconsin-Madison, USA

Eby G. Friedman University of Rochester, USA



John Wiley & Sons, Ltd

Copyright © 2006 John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England

Telephone (+44) 1243 779777

Email (for orders and customer service enquiries): cs-books@wiley.co.uk Visit our Home Page on www.wiley.com

All Rights Reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except under the terms of the Copyright, Designs and Patents Act 1988 or under the terms of a licence issued by the Copyright Licensing Agency Ltd, 90 Tottenham Court Road, London W1T 4LP, UK, without the permission in writing of the Publisher. Requests to the Publisher should be addressed to the Permissions Department, John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex PO19 8SQ, England, or emailed to permreq@wiley.co.uk, or faxed to (+44) 1243 770620.

Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The Publisher is not associated with any product or vendor mentioned in this book.

This publication is designed to provide accurate and authoritative information in regard to the subject matter covered. It is sold on the understanding that the Publisher is not engaged in rendering professional services. If professional advice or other expert assistance is required, the services of a competent professional should be sought.

Other Wiley Editorial Offices

John Wiley & Sons Inc., 111 River Street, Hoboken, NJ 07030, USA

Jossey-Bass, 989 Market Street, San Francisco, CA 94103-1741, USA

Wiley-VCH Verlag GmbH, Boschstr. 12, D-69469 Weinheim, Germany

John Wiley & Sons Australia Ltd, 42 McDougall Street, Milton, Queensland 4064, Australia

John Wiley & Sons (Asia) Pte Ltd, 2 Clementi Loop #02-01, Jin Xing Distripark, Singapore 129809

John Wiley & Sons Canada Ltd, 6045 Freemont Blvd, Mississauga, ONT, L5R 4J3

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.

Library of Congress Cataloging-in-Publication Data

Kursun, Volkan.
Multi-Voltage CMOS Circuit Design / Volkan Kursun, Eby G. Friedman.
p. cm.
Includes bibliographical references and index.
ISBN-13: 978-0-470-01023-5 (cloth : alk. paper)
ISBN-10: 0-470-01023-1 (cloth : alk. paper)
Metal oxide semiconductors, Complementary. I. Friedman, Eby G. II.
Title.
TK7871.99.M44K87 2006
621.39'732-dc22

2006006472

British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library

ISBN-13 978-0-470-01023-5 ISBN-10 0-470-01023-1

Typeset in 10/12 pt Times by Thomson Digital.

Printed and bound in Great Britain by Antony Rowe Ltd., Chippenham, Wiltshire.

This book is printed on acid-free paper responsibly manufactured from sustainable forestry in which at least two trees are planted for each one used for paper production. This book is dedicated to the memory of my grandparents Gülizar and Bahri

To the next generation Joe, Samuel, Jesse, Jake, Hanan, and Josh

MELIORA

Contents

About the Authors			xi		
Preface					
Acknowledgments					
Chapter 1 Introduction					
1.1			egrated Circuits	3	
1.2	Outline	e of the B	ook	14	
Chapte	er 2 Sou	rces of Po	ower Consumption in CMOS ICs	19	
2.1	Dynam	ic Switch	ing Power	19	
	Leakag	Leakage Power			
	2.2.1	Subthres	shold Leakage Current	22	
		2.2.1.1		23	
		2.2.1.2	Drain-Induced Barrier-Lowering	25	
			Characterization of Subthreshold Leakage Current	25	
	2.2.2	Gate Ox	ide Leakage Current	28	
		2.2.2.1	6, 6 6	29	
			Characterization of Gate Oxide Leakage Current	32	
		2.2.2.3		38	
2.3		Circuit Por		39	
2.4	Static	DC Power		43	
Chapte	er 3 Sup	ply and T	Threshold Voltage Scaling Techniques	45	
3.1	Dynam	ic Supply	Voltage Scaling	48	
3.2	Multip	le Supply	Voltage CMOS	51	
3.3	Thresh	Threshold Voltage Scaling			
	3.3.1	Body Bi	as Techniques	58	
		3.3.1.1	Reverse Body Bias	58	
		3.3.1.2	Forward Body Bias	64	
		3.3.1.3	Bidirectional Body Bias	71	
	3.3.2	Multiple	e Threshold Voltage CMOS	74	
3.4	Multip	le Supply	and Threshold Voltage CMOS	77	
3.5	Dynam	ic Supply	and Threshold Voltage Scaling	80	

_

viii	CONTENTS			
3.6	Circuits with Multiple Voltage and Clock Domains			
3.7	Summary	81 83		
	,			
Chapte	er 4 Low-Voltage Power Supplies	85		
4.1	Linear DC–DC Converters	87		
4.2	Switched-Capacitor DC-DC Converters			
4.3	Switching DC–DC Converters	91		
	4.3.1 Operation of a Buck Converter	92		
	4.3.2 Power Reduction Techniques for Switching			
	DC–DC Converters	95		
4.4	Summary	95		
Chapte	er 5 Buck Converters for On-Chip Integration	99		
5.1	Circuit Model of a Buck Converter	101		
	5.1.1 MOSFET-Related Power Losses	101		
	5.1.2 Filter Inductor-Related Power Losses	103		
	5.1.3 Filter Capacitor-Related Power Losses	103		
	5.1.4 Total Power Consumption of a Buck Converter	104		
5.2	Efficiency Analysis of a Buck Converter	104		
	5.2.1 Circuit Analysis for Global Maximum Efficiency	105		
	5.2.2 Circuit Analysis with Limited Filter Capacitance	108		
	5.2.3 Output Voltage Ripple Constraint	109		
5.3	Simulation Results	109		
5.4	Summary	112		
Chapte	er 6 Low-Voltage Swing Monolithic DC–DC Conversion	115		
6.1	Circuit Model of a Low-Voltage Swing Buck Converter	116		
	6.1.1 MOSFET Power Dissipation	118		
	6.1.2 MOSFET Model	119		
	6.1.3 Filter Inductor Power Dissipation	120		
6.2	Low-Voltage Swing Buck Converter Analysis	121		
	6.2.1 Full Swing Circuit Analysis for Global Maximum Efficiency	121		
	6.2.2 Low Swing Circuit Analysis for Global Maximum Efficiency	123		
6.3	Summary	126		
Chapte	er 7 High Input Voltage Step-Down DC–DC Converters	127		
7.1	Cascode Bridge Circuits	129		
	7.1.1 Cascode Bridge Circuit for Input Voltages up to $2V_{\text{max}}$	129		
	7.1.2 Cascode Bridge Circuit for Input Voltages up to $3V_{\text{max}}$	130		
	7.1.3 Cascode Bridge Circuit for Input Voltages up to $4V_{\text{max}}$	132		
7.2	High Input Voltage Monolithic Switching DC-DC Converters	133		
	7.2.1 Operation of Cascode DC–DC Converters	133		
	7.2.2 Efficiency Characteristics of DC–DC Converters Operating at			
	Input Voltages up to $2V_{max}$	136		
	7.2.3 Efficiency Characteristics of DC–DC Converters Operating at			
	Input Voltages up to $3V_{\text{max}}$	137		
7.3	Summary	138		

CONTENTS ix

Chapte	r 8 Signal Transfer in ICs with Multiple Supply Voltages	139 140		
8.1	A High-Speed and Low-Power Voltage Interface Circuit			
8.2	Voltage Interface Circuit Simulation Results			
8.3	Experimental Results	144		
8.4	Summary	146		
Chapte	r 9 Domino Logic with Variable Threshold Voltage Keeper	147		
9.1	Standard Domino (SD) Logic Circuits	148		
	9.1.1 Operation of Standard Domino Logic Circuits	148		
	9.1.2 Noise Immunity, Delay, and Energy Tradeoffs	150		
9.2	Domino Logic with Variable Threshold Voltage Keeper (DVTVK)	153		
	9.2.1 Variable Threshold Voltage Keeper	153		
	9.2.2 Dynamic Body Bias Generator	155		
9.3	Simulation Results	156		
	9.3.1 Multiple-Output Domino Carry Generator with Variable			
	Threshold Voltage Keeper	156		
	9.3.1.1 Improved Delay and Power Characteristics			
	with Comparable Noise Immunity	158		
	9.3.1.2 Improved Noise Immunity with Comparable			
	Delay or Power Characteristics	160		
	9.3.2 Clock-Delayed Domino Logic with Variable Threshold			
	Voltage Keeper	161		
	9.3.3 Energy Overhead of the Dynamic Body Bias			
	Generator	163		
9.4	Domino Logic with Forward and Reverse Body Biased Keeper	164		
	9.4.1 Clock-Delayed Domino Logic with Forward and			
	Reverse Body Biased Keeper	165		
	9.4.2 Technology Scaling Characteristics of the Reverse and	100		
	Forward Body Bias Techniques Applied to a			
	Keeper Transistor	168		
9.5	Summary	169		
2.5	Summary	109		
Chapte	r 10 Subthreshold Leakage Current Characteristics of			
10.1	Dynamic Circuits	171		
	State-Dependent Subthreshold Leakage Current Characteristics	172		
	Noise Immunity	177		
	Power and Delay Characteristics in the Active Mode	180		
	Dual Threshold Voltage CMOS Technology	182		
10.5	Summary	186		
-	r 11 Sleep Switch Dual Threshold Voltage Domino Logic	187		
	Existing Sleep Mode Circuit Techniques	188		
	Dual Threshold Voltage Domino Logic Employing Sleep Switches	190		
11.3	Simulation Results	191		
	11.3.1 Subthreshold Leakage Energy Reduction	193		
	11.3.2 Stack Effect in Domino Logic Circuits	194		

x CONTENTS

11.3.3 Delay and Power Reduction in the Active Mode	197	
11.3.4 Sleep/Wake-Up Delay and Energy Overhead	197	
11.4 Noise Immunity Compensation	200	
11.5 Summary	204	
Chapter 12 Conclusions	205	
Bibliography		
Index	221	

About the Authors

Volkan Kursun was born in Ankara, Turkey on June 5, 1974. He attended the Middle East Technical University from 1995 to 1999 and graduated with a Bachelor of Science degree in Electrical and Electronics Engineering in 1999. He attended the University of Rochester from 1999 to 2004 and received a Master of Science degree in Electrical and Computer Engineering in 2001 and a Doctor of Philosophy degree in Electrical Engineering in 2004.

He performed research on high speed voltage interface circuits with Xerox Corporation, Webster, New York in 2000. During the summers of 2001 and 2002, he was with Intel Microprocessor Research Laboratories, Hillsboro, Oregon, responsible for the modeling and design of high frequency monolithic DC–DC converters. He joined the Department of Electrical and Computer Engineering at the University of Wisconsin-Madison as an assistant professor in 2004.

His current research interests include low-voltage, low-power, and high-performance integrated circuit design, modeling of semiconductor devices, and emerging integrated circuit technologies. He has more than forty publications and two issued and four pending patents in the areas of high performance integrated circuits and emerging semiconductor technologies. He is a member of the technical program and organizing committees of a number of IEEE and ACM conferences. Dr. Kursun is a member of the editorial boards of the *IEEE Transactions on Circuits and Systems II* and the *Journal of Circuits, Systems and Computers*.

Eby G. Friedman received the B.S. degree from Lafayette College in 1979, and the M.S. and Ph.D. degrees from the University of California, Irvine, in 1981 and 1989, respectively, all in electrical engineering.

From 1979 to 1991, he was with Hughes Aircraft Company, rising to the position of manager of the Signal Processing Design and Test Department, responsible for the design and test of high-performance digital and analog IC's. He has been with the Department of Electrical and Computer Engineering at the University of Rochester since 1991, where he is a Distinguished Professor, the Director of the High Performance VLSI/IC Design and Analysis Laboratory, and the Director of the Center for Electronic Imaging Systems. He is also a Visiting Professor at the Technion - Israel Institute of Technology. His current research and teaching interests are in high performance synchronous digital and mixed-signal microelectronic design and analysis with application to high speed portable processors and low power wireless communications.

xii ABOUT THE AUTHORS

He is the author of more than 300 papers and book chapters, several patents and the author or editor of eight books in the fields of high speed and low power CMOS design techniques, high speed interconnect, and the theory and application of synchronous clock and power distribution networks. Dr. Friedman is the Regional Editor of the Journal of Circuits, Systems and Computers, a Member of the editorial boards of the Analog Integrated Circuits and Signal Processing, Microelectronics Journal, Journal of Low Power Electronics and Journal of VLSI Signal Processing, Chair of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems steering committee, and a Member of the technical program committee of a number of conferences. He previously was the Editor-in-Chief of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems, a Member of the editorial board of the Proceedings of the IEEE and IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, a Member of the Circuits and Systems (CAS) Society Board of Governors, CAS liaison to the Solid-State Circuits Society, Chair of the VLSI Systems and Applications CAS Technical Committee, Chair of the Electron Devices Chapter of the IEEE Rochester Section, Program and Technical chair of several IEEE conferences, Guest Editor of several special issues in a variety of journals, and a recipient of the Howard Hughes Masters and Doctoral Fellowships, an IBM University Research Award, an Outstanding IEEE Chapter Chairman Award, the University of Rochester Graduate Teaching Award, and a College of Engineering Teaching Excellence Award. Dr. Friedman is a Senior Fulbright Fellow and an IEEE Fellow.

Preface

The scaling of semiconductor process technologies has been continuing for more than four decades. Advancements in process technologies are the fuel that has been moving the semiconductor industry. In response to growing customer demand for applications that require integrated circuits with enhanced performance and functionality at reduced cost, a new process generation has been introduced by the semiconductor industry every two to three years during the past forty years. The challenge for enhancing the performance and functionality of integrated circuits has traditionally been managing the greater design and manufacturing complexity and higher power consumption. As stressed throughout this book, the generation, distribution, and dissipation of power are at the forefront of current problems faced by integrated circuit designers.

In order to continue the historical trend of reducing the unit cost of a circuit while simultaneously enhancing performance and functionality, radical changes are required in the manner in which integrated circuits are designed. Higher speed at all costs is no longer an option. Energy-efficient semiconductor devices, circuit techniques, and microarchitectures are necessary to maintain the pace of expansion that the semiconductor industry has enjoyed over the past forty years.

Several important opportunities that exist for low power and reliable integrated circuit and system design are highlighted in this book. Design choices that can be made while scaling the supply and threshold voltages, in order to lower power consumption and enhance device reliability without degrading circuit speed, are described. Techniques for simultaneously achieving energy efficiency and high speed are presented.

Systems with multiple power supplies can significantly reduce power consumption without degrading speed by selectively lowering the supply voltage along non-critical delay paths. High-frequency monolithic DC–DC conversion techniques applicable to multiple supply voltage CMOS circuits are presented that provide additional voltage levels with low energy and area overhead. Full integration of a high efficiency buck converter on the same die as a dual supply voltage microprocessor is demonstrated to be feasible. A low swing DC–DC conversion technique is presented that enhances the energy efficiency of a monolithic DC–DC converter. Device reliability issues in monolithic DC–DC converters operating at high input voltages are discussed. Advanced cascode bridge circuits that guarantee the reliable operation of deep submicrometer MOSFETs without exposure to high voltage stress while operating at high input and output voltages are introduced.