


Optical Computing Hardware

Edited by

Jürgen Jahns

Sing H. Lee



Optical Computing



Optical Computing Hardware

Optical Computing

Editor:

Sing H. Lee
University of California—San Diego
San Diego, California

Adolf W. Lohmann
University of Erlangen—Nürnberg
Federal Republic of Germany

John A. Neff
University of Colorado
Boulder, Colorado

Editorial Advisory Board:

R. A. Athale
George Mason University
Fairfax, Virginia

Demitri Psaltis
California Institute of Technology
Pasadena, California

P. Bruce Berra
Syracuse University
Syracuse, New York

William T. Rhodes
Georgia Institute of Technology
Atlanta, Georgia

H. John Caulfield
Alabama A&M University
Normal, Alabama

Alexander A. Sawchuk
University of Southern California
Los Angeles, California

Jack Cederquist
ERIM
Ann Arbor, Michigan

Armand R. Tanguay, Jr.
University of Southern California
Los Angeles, California

Uzi Efron
Hughes Research Laboratory
Malibu, California

Wilfred Veldkamp
MIT Lincoln Laboratory
Lexington, Massachusetts

Arthur Fisher
Naval Research Laboratory
Washington D.C.

Cardinal Warde
Massachusetts Institute of Technology
Cambridge, Massachusetts

Lee Giles
NEC Research Institute
Princeton, New Jersey

Pochi Yeh
University of California
Santa Barbara, California

Optical Computing Hardware

Jürgen Jahns
AT&T Bell Laboratories
Holmdel, New Jersey

Sing H. Lee
University of California—San Diego
San Diego, California



ACADEMIC PRESS, INC.
Harcourt Brace & Company, Publishers

Boston San Diego New York
London Sydney Tokyo Toronto

This book is printed on acid-free paper. (∞)

Copyright © 1994 by AT&T and Academic Press, Inc.
All rights reserved.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher.

ACADEMIC PRESS, INC.
1250 Sixth Avenue, San Diego, CA 92101-4311

United Kingdom Edition published by
ACADEMIC PRESS LIMITED
24–28 Oval Road, London NW1 7DX

Library of Congress Cataloging-in-Publication Data

Optical computing hardware / [edited by] Jürgen Jahns, Sing Lee.

p. cm.—(Optical computing)

Includes bibliographical references and index.

ISBN 0-12-379995-3 (alk. paper)

1. Computers—Optical equipment.
 2. Optical data processing.
 3. Computers, Optical. I. Jahns, Jürgen, date—. II. Lee, S. H. (Sing H.), date—. III. Series: Optical computing (Boston, Mass.)
- TK7895.06067 1993

621.39'1—dc20

93-9230

CIP

Printed in the United States of America

93 94 95 96 97 BB 9 8 7 6 5 4 3 2 1

Contents

CONTRIBUTORS	ix
PREFACE	xi

Chapter 1: Architectural Considerations for Optical Computing and Photonic Switching

T. J. Cloonan

1. High-Performance Processing Systems of the Future	1
2. A Model for System-Level Packaging	7
3. Fundamentals of Free-Space Digital Optics	10
4. A System Example	36
5. Conclusion	39
References	41

Chapter 2: Self-Electro-Optic Effect Devices for Optical Information Processing

Anthony L. Lentine

1. Introduction to Electroabsorption and SEEDs	45
2. Surface Normal Quantum Well Modulators	48
3. Self-Electro-Optic Effect Devices	51
4. Smart Pixels	64
5. Conclusion	69
References	70

Chapter 3: Vertical-to-Surface Transmission Electrophotonic Devices

Kenichi Kasahara

1. Introduction	73
2. VSTEP Concept and Motivations	74
3. LED-Mode <i>p-n-p-n</i> VSTEP	75

4. Laser-Mode Vertical Cavity VSTEP	78
5. Ultimate Performance Possibility	88
6. VSTEP Applications	91
7. Developing Applications Technologies	93
8. Conclusion	96
References	96

Chapter 4: Microlaser Devices for Optical Computing

J. L. Jewell and G. R. Olbright

1. Introduction	99
2. Optical Interconnects	100
3. Optical Logic Devices	103
4. Ultrasmall Microlasers	107
5. Conclusion	111
References	112

Chapter 5: Physics of Planar Microlenses

Masahiro Oikawa and Kenjiro Hamanaka

1. Introduction	113
2. Planar Microlenses	115
3. Characterization of Planar Microlenses	123
4. Planar Microlenses with Swelled Structures	131
5. Conclusion	136
References	136

Chapter 6: Diffractive Optical Elements for Optical Computers

Jürgen Jahns

1. Introduction	137
2. Fabrication of Diffractive Optical Elements	139
3. Theory of Diffractive Optical Elements	148
4. Applications of Diffractive Micro-Optics	154
5. Conclusion	162
References	165

**Chapter 7: Diffractive Microlenses Fabricated
by Electron-Beam Lithography**

Teruhiro Shiono

1. Introduction	169
2. Basic Theory of Diffractive Microlenses	170
3. Fabrication by Electron-Beam Lithography	180
4. Optical Measurements	187
5. Conclusion	191
References	191

Chapter 8: Parallel Optical Interconnections

D. E. Smith, M. J. Murdocca, and T. W. Stone

1. Optical Considerations in Free-Space Parallel Interconnects	193
2. Interconnects	201
3. Architectural Considerations	213
4. Designing with Imperfect Arrays	220
References	224

Chapter 9: Multiple Beamsplitters

Norbert Streibl

1. Introduction	227
2. Applications	228
3. Panopticon	228
4. Performance Parameters	229
5. Image Plane Beamsplitters	231
6. Fresnel Plan Beamsplitters	234
7. Fourier Plane Beamsplitters	237
8. Beam Shaping	243
9. Noise	244
10. Chromatic Errors	244
11. Irregular Geometries	245
12. Conclusion	246
References	247

Chapter 10: Photorefractive Optical Interconnects

Arthur E. Chiou

1. Introduction	249
2. Classification of Optical Interconnections	251
3. Photorefractive Effect	256
4. Interconnections Based on Passive Holographic Storage in Photorefractive Media	270
5. Interconnections Based on Photorefractive Energy Coupling	273
6. Interconnections Based on Photorefractive Phase Conjugation	279
7. Conclusion	282
References	282

Chapter 11: Three-Dimensional Optical Storage Memory by Means of Two-Photon Interaction

A. S. Dvornikov, S. Esener, and P. M. Rentzepis

1. Introduction	287
2. Persistent Hole Burning	297
3. Two-Photon Processes	293
4. Writing and Reading of Information in 3-D Space	297
5. 3-D Memory Materials	304
6. Sample Preparation and Spectra	309
7. Stability of Written Form	313
8. Stabilization of the Written Form	316
9. Fatigue	319
10. Dependence of Stability on Polymer Host	321
11. Conclusion	322
References	325
INDEX	327

Contributors

Numbers in parentheses indicate the pages on which the authors' contributions begin.

Arthur E. Chiou (249), Science Center, Rockwell International Corporation, 1049 Camino Dos Rios, P.O. Box 1085, Thousand Oaks, CA 91358

Thomas J. Cloonan (1), AT&T Bell Laboratories, Room 2F-233, 200 Park Plaza, Naperville, IL 60657

Alexander S. Dvornikov (287), Department of Chemistry, University of California, Irvine, Irvine, CA 92717

Sadik Esener (287), Department of Electrical and Computer Engineering, University of California, San Diego, La Jolla, CA 92093-0407

Kenjiro Hamanaka (113), Tsukuba Research Laboratory, Nippon Sheet Glass Co., Ltd., 5-4 Tokodai, Tsukuba City, Ibaraki Pref, 300-26, Japan

Jürgen Jahns (137), AT&T Bell Laboratories, Room 4G-524, 101 Crawfords Corner Road, Holmdel, NJ 07733-3030

Jack L. Jewell (79), Photonics Research Inc., 2402 Clover Basin Drive, Suite A, Longmont, CO 80503

Kenichi Kasahara (73), Opto-Electronics Research Laboratories, NEC Corporation, 34, Miyukigaoka, Tsukuba, Ibaraki, 305 Japan

Anthony L. Lentine (45), AT&T Bell Laboratories, Room 2F-229, 200 Park Plaza, Naperville, IL 60566-7033

Miles J. Murdocca (193), Rutgers University, Department of Computer Science, New Brunswick, NJ 08903

Mashara Oikawa (113), Fiber Optics Division, Nippon Sheet Glass Co., Ltd, Shimbashi Sumitomo Building, 5-11-3 Shimbashi Minatoku, Tokyo, 105 Japan

Gregory R. Olbright (99), Photonics Research Inc., 2402 Clover Basin Drive, Suite A, Longmont, CO 80503

Peter M. Rentzepis (287), Professor of Chemistry, University of California, Irvine, Irvine, CA 92717

Teruhiro Shiono (169), Matsushita Electric Industrial Co., Ltd., Central Research Laboratory, 3-15, Yagumo-Nakamachi, Moriguchi, Osaka 570, Japan

Donald E. Smith (193), Rutgers University, Department of Computer Science, New Brunswick, NJ 08903

Thomas S. Stone (193), Rutgers University, Department of Computer Science, New Brunswick, NJ 08903

Norbert Streibl (227), Robert-Bosch GmbH, Abt. ZWP, Robert-Bosch-Platz 1, Gerlingen Schillerhohe, W-7000 Stuttgart, Germany

Preface

The speed of today's high-performance electronic computers is increasingly limited by the number and bandwidth of the interconnections and by data storage and retrieval rates rather than by processing power. Optics, with its inherent parallelism and three-dimensional interconnection capabilities, can offer interesting solutions to help alleviate these limitations. Applying optics to computing is an emerging technology and many significant advances have been made during the past couple of years in the development of optical computing hardware. The goal of this volume is to review the progress and describe their status.

The selection of the topics for the different chapters was influenced by the two application areas on which we focus in this volume: high-performance computing and high-throughput photonic switching. These two applications require the use of fast logic device arrays, for which only semiconductor-based devices are currently available. Devices for other areas of optical computing such as neural networks, which do not require high-speed operations, are not included in this volume.

The volume starts with a chapter giving a system overview and contains ten other chapters that describe the recent research in optoelectronic devices, micro-optics, optical interconnections, and optical memory.

System overview: Chapter 1 defines the requirements on hardware from a system perspective, i.e., it provides the reader with an overview of the various parts required to build an optical computer: devices, interconnections, packaging, architectures. An example of a free-space optical photonic switching system is presented.

Optoelectronic devices: The self-electro-optic effect device (SEED), the vertical-to-surface transmission electrophotonic device (VSTEP), and vertical-cavity surface-emitting microlasers (VCSEL) are presented in Chapters 2, 3, and 4. The chapters explain the basic principles of the devices and their operation either as logic devices or for optical interconnection applications.

Micro-optics: Chapter 5 describes the planar optical microlens as an example of a refractive microlens of the gradient-index type. Diffractive optical elements are also discussed. Chapter 6 explains fundamentals and a few applications of diffractive optics for interconnections and integrated microoptic packaging. Chapter 7 features an advanced way of fabricating diffractive optics by means of direct electron-beam lithography.

Optical interconnections: The large temporal and spatial bandwidth of optical signals is one of the major assets of optics for computing applications. Parallel optical interconnections based on multistage interconnection networks and architectural considerations for optical computing are described in Chapter 8. A specific interconnection application, i.e., the generation of two-dimensional spot arrays, is presented in Chapter 9. Chapter 10 discusses the use of reconfigurable interconnects based on the use of photorefractive materials and holographic storage.

Optical memory: Chapter 11 describes a technique for writing and reading optically in parallel from a three-dimensional matrix by means of two-photon interaction in photochromic organic materials.

Although optical digital computing is not yet a mature technology, the development of hardware components may be useful to other, more near-term applications, such as optical interconnections for VLSI systems or optoelectronic sensors. It is important to note that optoelectronics and micro-optics are built on the same technology base as electronics. For example, the use of lithography and etching techniques has become as common in the manufacturing of microlenses as it is for the fabrication of gallium arsenide optoelectronic devices. The technological compatibility between optoelectronics, micro-optics, and electronics may be one key to making optical technology more acceptable to computer manufacturers than it has been in the past.

Another important consideration that concerns the practicability or manufacturability of computing systems that use optics is optoelectronic integration and packaging. Without suitable means of building optoelectronic systems in a compact and reliable way, it will be hard to introduce optics as a technology of the future. The difficulty of the task becomes obvious from the requirements that optical systems have to satisfy in terms of alignment precision. To overcome this difficulty, packaging considerations must be included as part of the hardware design.

Based on these thoughts, the chapters for this volume were selected. We hope that the reader will find this book a useful source for information and reference.

ACKNOWLEDGMENT

We would like to express our gratitude to the authors for using precious personal time to write their contributions. Furthermore, we would like to thank Kathleen Tibbetts and Robert Kaplan from Academic Press for their support and valuable assistance throughout the publication process.

Jürgen Jahns and Sing H. Lee

Chapter 1

Architectural Considerations for Optical Computing and Photonic Switching

T. J. CLOONAN

*AT&T Bell Laboratories
200 Park Plaza
Naperville, IL 60566*

1. High-Performance Processing Systems of the Future	1
1.1 Fundamental Components in Computing Systems	3
1.2 Fundamental Components in Telecommunication Systems	3
1.3 Interconnection and Packaging Problems in Processing Systems	4
2. A Model for System-Level Packaging	7
3. Fundamentals of Free-Space Digital Optics	10
3.1 Planar Device Arrays	12
3.2 Three-Dimensional Optical Interconnections	21
3.3 Limitations of Free-Space Digital Optics	34
4. A System Example	36
5. Conclusion	39
References	41

I. High-Performance Processing Systems of the Future

Research into the use of free-space digital optics for interconnections and packaging during the past two decades has produced many promising results by combining and coordinating the efforts of researchers, scientists, and engineers from a wide variety of backgrounds. These many backgrounds include classical optics, lens design, diffractive optics, holography, optomechanics, laser design, device physics, semiconductor device fabrication, high-speed electronics design, advanced electronics packaging, thermodynamics and thermal packaging, digital logic design, and system architectures.

The driving force behind this coordinated research effort comes from the demanding requirements being created by the system engineers of today who are designing the processing systems of tomorrow. In particular, the future requirements for two specific types of processing systems are beginning to greatly outpace the evolving capabilities of the standard interconnection and packaging tech-

nologies that will be available to implement these future systems. These two rapidly growing processing systems are (1) high-performance computing systems and (2) high-throughput telecommunication switching systems.

These two different types of processing systems exhibit many similarities. For example, computing systems are beginning to rely more heavily on parallel processing techniques to provide their functionality. As a result, interconnection networks are oftentimes used to provide the connections between the multiple processors and between processors and shared memories [Fig. 1(a)]. At the same time, telecommunication networks are beginning to be used more frequently to carry packet-oriented data, and the nodes in the self-routing packet-switching networks are being designed with more functionality to route these packets. As a result, the packet-switching networks are beginning to resemble parallel processing systems with small processors (nodes) connected by links [Fig. 1(b)]. In addition, as the data rates in both computing systems and telecommunication systems continually increase, designers are adding registers within the data paths to provide global synchronization of the data signals on different data paths. As a result, both systems are beginning to resemble the simple pipelined processor model shown in Fig. 1(c), where stages of combinational logic are sandwiched between synchronizing latches yielding a long pipeline of processing logic. Nevertheless, some basic differences still exist between computing systems and telecommunication systems, and these basic differences are outlined in the following sections.




Figure 1. Typical processing systems: (a) parallel computer, (b) packet-switching network, and (c) pipelined processor.




Figure 2. Fundamental components in computing systems.

1.1 Fundamental Components in Computing Systems

In general, any computing system must contain at least three fundamental components: a processing element, a memory, and an input/output interface (Fig. 2). The processing element typically contains combinational logic to implement the desired arithmetic operations, and it also contains registers to store intermediate results. Since data are often repeatedly routed between the registers and the combinational logic in a manner reminiscent of classical finite state machines, feedback loops are generally an inherent part of computing systems (Stone 1980). The registers in the processing element are usually filled with data that were initially stored in the memory, and the results of mathematical operations can then be stored in the memory for future access or for retrieval by the system user. The memory is often divided into two functional units to improve the average processing rate. A small cache memory with a very fast access time holds data that are accessed quite frequently, while a larger main memory with slower access times holds most of the other data. The input/output interface within the system provides a means for the user to communicate with the computing system, and it also provides a means for the system to send pertinent information regarding the internal system status to the user.

1.2 Fundamental Components in Telecommunication Systems

A telecommunication system can be divided into two distinct subsystems: the transmission facility and the switching system. The transmission facility provides a physical connection for signals to be transported over relatively long distances (ranging from hundreds of meters to thousands of kilometers depending on the particular application). This physical connection can be provided by metallic cables, microwave towers, or optical fibers. The transmission facility must also provide the hardware needed to amplify and regenerate the transmitted signals as




Figure 3. Fundamental components in switching networks.

they are distorted and attenuated by the propagation along the imperfect channel. The actual routing of the signals along the desired path is accomplished by the switching system, which receives signals from multiple transmission links and steers the signals to the desired output transmission link based on control signals sent to the switching system. A typical multistage interconnection network that could be used in a switching system is shown in Fig. 3. This system is comprised of four fundamental components: a controller, a pair of input/output interfaces, a set of nodes, and a set of connecting links. The input/output interfaces provide conditioning of the signals (such as bit synchronization, extraction of routing information, etc.) between the transmission facility and the switching network. Extracted routing information is sent to the controller, which determines the network path through which the signals must be routed. The controller then sends commands to the nodes, indicating how they should steer the signals, and the node hardware must actively guide the signals as directed. The links between adjacent node stages provide the passive connections that carry the signals from stage to stage. Thus, unlike the data in a computing system, the data in a switching system only flows through the stages in a feed-forward fashion, which tends to ease some of the system-level requirements within the switching system.

1.3 Interconnection and Packaging Problems in Processing Systems

High-performance computing systems and high-throughput telecommunication systems will share many common attributes in the future. For example, both of these processing systems will undoubtedly require very high data rates (50 Mbps to 1 Gbps) to be passed on the signal traces between functional units. (A functional unit can be defined as an integrated circuit chip, a multichip module, a printed

circuit board, a card shelf, or an entire electronic frame.) High-performance computer systems will require these data rates as the speeds of processors and cache memories are continually increased. High-throughput telecommunication systems will require these data rates as future communication networks begin to carry high-definition video signals, video-conferencing signals, CAD/CAM and medical imaging information, and high-speed computer data signals in addition to the voice traffic they transport today. [In anticipation of these changes, new transmission line formats such as the Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) are already being standardized and developed to carry these higher data rates (Davidson and Muller 1991).] Future computing and telecommunication systems will also attempt to capitalize on the high degrees of integration that will become possible within the different functional units as the gate count within integrated circuit chips continues to increase. Empirical formulas, such as Rent's rule, give an indication of the number of pinouts that may be required as the gate count within an integrated circuit chip increases. According to Rent's rule, the number of pinouts P required for an integrated circuit chip with G logic gates is described by:

$$P = k(G)^{1/c}, \quad (1)$$

where k is a constant that depends on the amount of sharing (multiplexing) on chip pinouts ($k = 2.5$ for high-performance applications and 0.5 for low-performance applications) and c is another constant whose values are typically between 1.5 and 3.0 ($c = 1.79$ is typical for high-performance systems) (Rymaszewski and Tummala 1989). Typical pinout requirements for high-performance processing systems are plotted as a function of the gate count in integrated circuit chips in Fig. 4. Since the gate count of VLSI circuit chips is rapidly moving from




Figure 4. Pinout requirements for device packages in high-performance processing systems ($k = 2.5$, $c = 1.79$).